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INFLUENCE OF GASES ON THE ELECTRICAL 
PROPERTIES OF MIS DEVICES 
N. J. Evans, B.Sc. 
Ph.D. Thesis, University of Durham 
August 1986 
Abstract 
This thesis studies the effects of gas ambients on the electrical 
properties of the insulator-semiconductor interface of a MIS 
capacitor. A microcomputer-controlled instrumentation system 
has been developed to extract this information from measurement 
of the a.c. admittance of MOS or MIS devices. The system 
incorporates several novel developments in circuitry and software 
which enable these admittance data to be automatically collected 
and processed in the frequency domain by remote recalibration of 
the instrumentation. This advancement permits interface state 
density information to be calculated more quickly and accurately 
than has been previously possible using manually-operated equipment. 
The system has been used to investigate the influence of gases 
on the density of interface states in a MIS capacitor, in 
particular the palladium/silicon dioxide/silicon structure which 
is sensitive to hydrogen gas. A distinct change in the distribution 
of surface state density across the silicon bandgap has been 
observed upon exposure to a hydrogen ambient. An alternative 
insulating layer, an organic Langmuir-Blodgett film multilayer of 
W-tricosenoic acid, has been characterised and examined, and 
increased sensitivity of this structure to hydrogen gas has been 
indicated. · 
The copyright of this thesis rests with the author. 
No quotation from it should be published without 
his prior written consent and information derived 
from it should be acknowledged. 
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CHAPTER 1 INTRODUCTION 
There is currently a great deal of interest in the development 
of a wide range of transducers for accurate measurement of physical 
properties in order to effectively interface electronic equipment 
to the real world. One structure which is well-suited for this 
purpose is the metal-insulator-semiconductor (MIS) capacitor, as 
its electrical properties may be altered by external influences 
on the device. Impurities or defects either inherent in the 
semiconductor material or introduced during device processing 
may create trapping levels at the insulator-semiconductor boundary 
which interact with.mobile carriers in the semiconductor, thus 
changing the admittance characteristics of the device. We have 
'·.,1 
been particularly interested in the effects of different gases 
on these interface (or surface) states with a view to developing 
a sensitive gas detection system. 
The electrical nature of these MIS devices is described in 
chapter 2 by first considering the properties of an ideal device 
and by expanding this theory to allow for additional charges in 
the structure introduced by impurities in the insulator and at 
the semiconductor surface. In chapter 3, the methods used to 
determine the electrical characteristics of the MIS capacitor are 
considered, and the measurements necessary for evaluating the 
surface state density (N ) distribution are discussed. The 
ss 
most accurate is the conductance technique of Nicollian and 
Goetzberger, in which the a.c. admittance properties of the device 
are recorded. However, the standard approach is time-consuming 
in practice"~ecause of the large amount of data which must be 
collected and the need to calibrate the instrumentation at 
each measurement frequency. In this work, an instrumentation 
system has been developed to reduce the time and effort involved 
in surface state evaluation. These savings have been accomplished 
by using a microcomputer to automatically recalibrate the 
equipment, take admittance readings and interpret these data for 
N 
ss 
calculation. In addition, a number of improvements in the 
electronic signal-processing circuitry have been incorporated into 
- ~ -
the design. Details of the instrumentation and hardware developments 
are given in chapter 4 whilst the operational procedure and soft-
ware are discussed in chapter 5 along with an assessment of the 
system performance. 
The degree to which the electrical characteristics of MIS devices 
are influenced by the ambient surrounding the device is a subject 
of great controversy.· One area which has received particular 
attention is the well-recognised hydrogen response of palladium-
gate silicon dioxide/silicon structures. Some workers have 
indicated that surface states are affected by the presence of 
hydrogen gas, but~thers believe that this is not so. The 
instrumentation system d.eveloped 
..... ,1 
in this work has been used to 
measure the electrical properties of Pd/Si02/Si capacitors in 
order to resolve this argument, and a distinct change in surface 
state density has been observed upon exposure to a hydrogen 
atmosphere; these experiments are reported in chapter 6. In an 
attempt to increase the magnitude of this response, MIS structures 
incorporatingaLangmuir-Blodgett (LB) film insulator have been 
investigated. The electrical characteristics of the LB film 
material, w-tricosenoic acid, have been measured, and the effect 
of external influences (such as moisture, film preparation and 
storage conditions) on the device prop~rties have been examined. 
Increased sensitivity to hydrogen gas has been indicated, and the 
results obtained with these organic multilayer structures are 
detailed in chapters 7 and 8. 
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CHAPTER 2: PHYSICS OF METAL-INSULATOR-SEMICONDUCTOR STRUCTURES 
2.0 Introduction 
The metal-insulator-semiconductor (MIS) capacitor is perhaps 
the most important structure used for studying the electrical 
properties of semiconductor devices. By far the most investigated 
and best understood system is the silicon - silicon dioxide combina-
tion, and this chapter will consider in the main the properties of 
this MOS (metal-oxide-semiconductor) structure, although the concepts 
presented here are equally applicable to devices of other insulator 
and semiconductor materials . 
. ~ .. 
' .. 
Most oxidised silicon surfaces and many other similar systems 
contain a number of trapping levels close to the oxide-semiconductor 
interface (surface states) which will influence the electrical 
behaviour of MIS devices. Although the density of surface states 
for thermally-oxidised silicon can be as low as 109 cm-2ev-l with 
(1) 
careful preparation , some four or five orders of magnitude lower 
than that of "bare" silicon surfaces, these may still have a 
significant effect upon the electrical properties of a practical device. 
In order to understand the characteristics of practical MIS 
devices, we shall first consider the "ideal" MOS capacitor and then 
examine the nature and behaviour of "real" structures. 
2.1 The ideal MOS Capacitor 
For the p~rpose of conciseness, the theoretical discussions 
presented below will be limited to consideration of n-type semi-
conductors only; all samples examined in the experiments reported in 
this thesis were based on n-type silicon. However, the theory is 
very similar for p-type semiconductors, and the reader is referred 
to some of the many texts on semiconductor physics for further 
information (_1, 2). Throughout this chapter, unit area is assumed 
when discussing charge, capacitance and density of states. 
- 3 -
2.1.1 Basic Principles 
The cross-section of a MIS capacitor is shown in figure 2.1 
and consists of a semiconductor substrate on top of which lies an 
insulating layer. A metal electrode is deposited onto the insulator, 
and the metal-insulator-semiconductor structure is completed by 
making an ohmic back contact to the semiconductor. In the case of 
a silicon MOS device, the insulator is a layer of thermally oxidised 
silicon grown on a silicon single crystal. This structure was first 
used to investigate silicon surfaces by Terman ( 3) , and other 
researchers ( 4 , S) 
To be termed "ideal", aMOS capacitor must possess the following 
' 1 
properties: 
1) The semiconductor substrate is uniformly doped and 
has no defect levels 
2) The oxide is free of space charges 
3) The oxide is an insulator of infinite electrical 
resistance 
4) There is no energy difference between the metal and the 
semiconductor work functions at zero applied bias. 
This last condition may be described mathematically for n-type 
semiconductors by 
rj) = rj) - <x + CE -E ) /2q- \jJ ) 
ms m c v B 0 
(2 .1) 
and the correspDnding energy-band diagram is depicted in figure 2.2; 
q is the electronic charge, f/J the metal work function, X the 
m 
semiconductor electron affinity and \jiB the potential difference between 
Fermi level EF and intrinsic Fermi level Ei. Ec and Ev represent 
the edges of the conduction and valence bands respectively. With 
no applied voltage, the energy bands are flat and the metal and 
semiconductor Fermi levels are aligned - this is called the flat-band 
condition. 
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Figure 2.1 
q0m 
METAL TOP ELECTRODE 
INSULATOR 
SEMICONDUCTOR 
OHMIC BACK CONTACT 
Cross-section of metal-insulator-semiconductor 
structure 
qX 
Eg/ 2 
- --~- ~-_8-////// 
1--- _._ -- ql!J"s_ 
METAL 
Figure 2.2 
INSULATOR SEMICONDUCTOR 
E· I 
Energy band diagram for n-type ideal MIS device 
with zero applied bias 
When a d.c. bias voltage is applied to the device, electrons 
in the metal will flow towards or away from (depending on the 
polarity) the metal-insulator junction, causing a net charge Q 
m 
at this interface. Consequently, there will be a build-up of 
oppositely-charged carriers near the semiconductor-insulator 
interface which will result in the bending of energy bands in the 
semiconductor. The total semiconductor space charge Q will equal 
sc 
the charge Q on the metal electrode. 
m 
The amount of band bending 
is measured with respect to the energy of the intrinsic Fermi level 
E. in the bulk of the semiconductor, and is represented by the 
1 
.electrostatic potential at the semiconductor surface,~ . 
s 
Electron and hole concentrations at this point are given by: 
n n exp(q~ /kT) 
0 s 
(2.2a) 
and 
p p exp(-q~ /kT) 
0 s 
(2.2b) 
where n and p are the densities of electrons and holes in the 
0 0 
semiconductor bulk, k is the Boltzmann constant, and T the absolute 
temperature. 
Varying degrees of band bending may be achieved by changing 
the voltage V applied to the MOS structure. Conventionally V is 
defined as the potential between the metal top electrode and the 
semiconductor back contact (i.e. V is positive if the metal field 
plate is more positive than the semiconductor). The possible ranges 
of surface potential for n-type semiconductors are illustrated in 
figure 2.3. These are: 
Accumulation (Fig. 2.3a) 
~ > 0 
s 
enhanced electron concentration at the interface 
Flat~band (shown in Fig. 2. 2) 
electron and hole concentrations equal to intrinsic 
values 
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(a) ACCUMULATION 
(vapp>o) 
{b) DEPLETION 
(Vapp<O) 
(c) INVERSION 
(Vapp<< 0) 
Figure 2.3 
- - - -- -- - Ec 
- - - --- -- - - Ef 
---Ei 
----------------------Ev + + + + + 
------ -- --- Ec 
-- _______ EF 
~.....__ _______ Ei 
~--~-----------------Ev + + + + + + 
LOW FREQUENCY HIGH FREQUENCY 
--------E c 
,---------EF 
........... ______ Ei 
Enerqy band diagrams for n-type ideal MIS device 
with applied bias (Insets show equivalent 
electrical circuits) 
Depletion (Fig. 2.3b) 
> 21jJ 
B 
depleted electron concentration at the 
interface 
Inversion (Fig. 2.3c) 
enhanced hole (minority-carrier) concentra-
tion at the interface 
It is clear from the above that the carrier concentration in 
the semiconductor.~ space-charge region will change as the energy bands 
are influenced by applied bias. 
' . 
The total charge per unit surface 
area may be determined by integration of the one-dimensional Poisson 
equation or invoking Gauss' law. For electrons, this procedure 
. ld h 1 . h" ( 2 , 6) y1e s t e re at1ons 1p 
2kT (2. 3) 
q 
(positive for 1jJ < 0, negative for 1jJ > 0). € is the semiconductor 
s s s 
dielectric permittivity, and the abbreviations AD (the extrinsic Debye 
length) and G (1jJ , p /n ) are given by 
s 0 0 
(2. 4a) 
and G (w- Po)= '{ex{:~s) q1jJ - 1 + - s s'- kT n 
0 
Po [exp t::s) + q1jJS -1] (2. 4b) n kT 0 
Nd is the semiconductor doping concentration. 
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The differential capacitance of the space-charge region is 
defined as ( 2 , l) 
Po 
[exp (-ql/1 s /kT) -1 J CD - dQSC E: 1-exp(qljJ /kT) + n (2 . 5) s s 0 
aijJ AD 
c(Ws, ::) s 
This relationship satisfactorily describes the depletion and 
weak inversion conditions, under which all experiments reported below 
were performed. (A more general treatment of the space charge 
capacitance, which-- is "also valid for accumulation and strong inversion, 
(8) . has been presented in an a~tjcle by Brown and Gray , to wh~ch 
the reader is referred; however, this work will not be reproduced 
here). 
2.1. 2 Electrical Properties 
The simple MOS device discussed in the previous section may be 
considered as a series connection of the oxide capacitance, C , 
OX 
and the space charge capacitance, CD. The total capacitance of 
the structure is thus: 
c C CD OX 
C +C 
OX D 
(2.6) or 1 
c 
1 
c 
OX 
(2. 6a) 
and any applied voltage will appear partly across each region, 
according to the relation 
v = v + 1/1 
app ox s (2. 7) 
V is the voltage across the oxide layer, and is given by 
ox 
v 
ox 
(2 .8) 
where Qsc is the semiconductor space charge as defined in equation 
2.3. 
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The relationship between MOS capacitance and bias voltage is 
best illustrated by considering the insets of figure 2.3 and the 
typical capacitance-voltage (C-V) curve (l) shown in figure 2.4. 
This is obtained by applying a d.c. bias perturbed by a smal.l a.c. 
signal to the sample and measuring the device capacitance (I, 1 • 2) 
The four bias regions described above (section 2 .1.1) may be 
distinguished. In accumulation, the total capacitance is close 
to the oxide capacitance since the space charge capacitance of the 
semiconductor is large (i.e. charge is concentrated close to the 
oxide/semiconductor interface). At the flat-band condition, 
V = 0, the space charge is more spread out into the semiconductor 
app 
and adds a series .. ocapa~itance, obtained by expanding the exponential 
terms in equation 2.5, of 
..... ·l 
(2.9) 
which reduces the total capacitance of the structure. This space 
charge region grows wider as the majority carriers are depleted, and 
there is a further decrease in MOS capacitance. 
regime, equation 2.5 becomes 
c D(dep) 
In the depletion 
(2.10) 
In the inversion region, the enhanced minority carrier 
concentration at the interface influences the total device capacitance, 
but its effect~is dependent upon the frequency of the applied 
signal. At low frequencies (typically below 1Hz) the minority carriers 
are able to respond to the applied a.c. ripple and consequently the 
total capacitance rises to close to the oxide capacitance. (Again, 
charge is concentrated close to the interface, effectively 
"short-circuiting" the space charge region). However, at high 
frequencies (typically >10 kHz) these carriers cannot follow the 
a.c. excitation·;· they are in equilibrium with the d.c. bias. The 
differential space charge capacitance CD(inv) saturates in the 
inversion region at the value given by equation (2.10) and the 
total capacitance remains low. 
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INVERSION 
L F 
0·5 
HF 
DEPLETION 
FLAT -BAND 
CONDITION 
ACCUMULATION 
o~------7-------~------~------L-------~------~------~ 
-3 -2 -1 0 
Figure 2.4 
2 
BIAS VOLTAGE (Vapp) 
Low frequency (LF) and high frequency (HF) 
capacitance-voltage curves for an ideal MOS 
capacitor 
The shape of the C-V characteristics varies for different 
semiconductor doping densities and insulator thicknesses. 
Goetzberger( 9) has published sets of C-V plots, surface potential 
versus applied voltage data and flat band capacitance values, 
all calculated with respect to these two parameters, for the ideal 
metal-Sio2-si system. These curves may be applied to other 
insulators by simply rescaling to allow for the different 
(2) dielectric permittivity 
2 .1. 3 Characteristics of non-ideal devices 
In a real MIS capacitor, the C-V curves will be altered from 
the idealized case ... considered above due to work function differences 
between the metal and semiconductor, dipole layers in the device 
' .. 
structure, charges in the insulator and trapping states at the 
insulator/semiconductor interface. 
Where there is a non-zero work function difference between metal 
and silicon (i.e. in equation 2.1, ¢ ~ 0) the Fermi levels in 
ms 
figure 2.2 will not be aligned and the energy bands will be bent 
even without any applied bias (S) This "built-in" voltage 
changes the surface potential relationship to applied bias; 
equation 2.7 becomes 
v 
app v + 1)i + ¢ ox s ms (2 .11) 
The flat~band condition will be restored when the applied bias 
equals the barrier potential 
¢ (2.12) 
ms 
' which will offset this additional voltage. The shape of the C-V 
characteristic will be unaltered from the ideal response (figure 
2.4) but there will be a parallel shift of the curve along the 
voltage axis by an amount equal to VFB (which is called the flat-band 
voltage). 
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If any dipole layers exist (lO) at the metal-insulator 
interface, or within the insulator, then equations 2.11 and 2.12 
become 
v v + 1jJ + r/J - crt 
app OX s ms E: 
ox (2 .lla) 
and 
VFB r/J crt ms 
E: 
ox 
(2.12a) 
where a is the charge density, E: the absolute permittivity of the 
' .• ox 
oxide, and t the distance of separation of the two sheets of charge. 
·') 
Charges in the insulator will invoke a similar shift in the C-V 
d "bl h . (7) . h d h . . curves, an poss~ y a ysteres~s ~n t e measure c aracter~st~cs 
due to mobile ions. Interfacial trapping sites distort the curve 
shape as well as stretching out the response with respect to the 
voltage axis. These effects are explained more fully in the 
following sections. 
2.2 Insulator Charge and Semiconductor Surface States 
Because of its importance as a test structure to assess the 
performance and behaviour of semiconductor devices, the MIS capacitor 
has been extensively modelled and investigated by a great number of 
researchers; a book by Nicollian and Brews(l) deals solely with this 
subject, and is recommended as a comprehensive reference. 
The discussion of the ideal MIS capacitor presented above does 
not consider any charges in the structure apart from the majority 
and minority carriers in the semiconductor. In a real device, 
however, a number of additional charges may be present (.2) due to 
imperfections and impurities either inherent in the semiconductor 
crystal and/or insulating layer or introduced into these materials 
during device processing (Figure 2.5). 
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METAL INSULATOR SEMICONDUCTOR 
0 
+ • 
0 + 
0 • 
+ • 
0 
0 oo 
• 
0 + 0 
+ 0 • 0 
0 • + 
+ 0 
• 
+ 0 0 
0 FIXED SURFACE CHARGES 
+ I ON ISE D TRAPS 
0 MOBILE IONS 
X SURFACE STATES (INTERFACE STATES) 
• BULK SEMICONDUCTOR TRAPS 
Figure 2.5 Possible states and charges in a non-ideal MIS 
device 
This section concentrates particularly on the nature of the 
possible states and charges in the insulator and at the semiconductor 
surface of a Si02-Si MOS capacitor, and their effect on the 
electrical properties of the device. 
2.2.1 Nature of the silicon - silicon dioxide system 
Any interruption of a perfect crystal lattice by a defect or 
impurity will result in the creation of extra energy levels that may 
be situated in the "forbidden" bandgap of the material. If these 
levels occur in the bulk of the material they are referred to as 
bulk traps; at the-osurface or at an interface with another material 
they are known as surface o~ interface states. 
In silicon crystals, the surface states are believed to be due 
. (11) to a dangling bond at each atomic site at the sem~conductor surface , 
as depicted schematically in figure 2.6a. The growth of silicon 
dioxide reduces the number of surface states by saturating some of 
these dangling bonds; however, some will remain unbound as a result 
of the mis-match between the Si and Si02 lattices (Figure 2.6b). 
Two types of defects are considered ( 7) to be present in this interface 
region : fast states which can exchange charge very quickly with free 
carriers in the silicon and which are located within lnm of the 
Si-Si02 interface(l
2), and very slow (effectively fixed charge) 
states distributed over a region of the oxide some 5 to lOnm from 
. (1 13 14) 
the interface. Many d~fferent models ' ' have been developed 
in attempts to explain the origins of these two types of defect states. 
Although there is no experimental support for any one theory alone, 
~- (15, 13,16) 
the model described below seems to be supported by many researchers 
This model considers trivalent silicon defects in the silicon-
1 d d . f . h' h 1 . . f' db d(l7) si icon ioxi e ~nter ace reg~on w ~c . resu ts ~n an unsat~s ~e on . 
Figure 2.7 shows three possible defects. The Si site is considered 
s 
to be a surface state whilst the others are hole traps; due to its 
interaction with the silicon surface, the Si trap is a much slower 
OS 
state and is believed to be the source of the fixed oxide charge. 
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Figure 2.6a Schematic diagram of silicon surface 
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Figure 2.7 Examples of trivalent silicon defects in the 
Si - Si0 2 interface region 
The theory is favoured because of its ability to account for the 
changes in surface state density observed after low- and high-
(7 15) 
temperature annealing in hydrogen ' and due to the results 
of extensive electron paramagnetic resonance (EPR) studies(16 • 18 • 19 ) 
of the Si02-si interface; the latter research has identified a 
number of possible defects which are suggested to be responsible 
for the energy levels observed within the bandgap of the devices. 
The number of states present at a silicon - silicon dioxide 
interface is dependent upon the crystal orientation, since this 
will determine the number of unsatisfied bonds at the silicon 
f · · d . (l) F 1 h 1 sur ace pr1or to ox1 at1on . or examp e, t ere are a most 
·-
twice as many available bonds per unit area in the <111> plane 
than in the <100> plane(7); 'and hence the interface state density 
and oxide charge will be a minimum in devices of <100> orientation. 
In addition to the intrinsic properties discussed above, a 
number of external factors will influence the density of states 
within the Si02-si structure. Dislocations and miscrosplits 
in the silicon surface, either present in the crystal or introduced 
during processing (e.g. in diffusion, ion-implanation or wafer-sawing 
steps), will increase the number of defects (l)in the interface 
region. It is also believed that increased oxide charge is a result 
of damange produced by strain or radiation effects (l), or possibly 
by the introduction of metal impurities which diffuse into the oxide 
(e.g. during top electrode evaporation). The situation is further 
complicated by the presence of mobile ions (e.g. + + Na ,K ) in the oxide 
1 (20' 21) h . 1 "bl f ayer ; t ese are ma1n y respons1 e or the instabilities 
observed ( 22 ) in the C-V measurements of 
-.. (23 
Sio2-Si devices and may also 24) and fixed surface charges( 2) add to the number of surface states ' 
in the structure if they drift to the Sio2-Si interface. 
The conditions under which the oxide is grown on the silicon 
surface are critical to the purity of the oxide and to the properties 
of the interface region. The oxidation processes in ambients of 
dry oxygen, wet oxygen and steam are described in detail elsewhere(l), 
but the essential steps in each process are the sa&\e.. After oxygen 
has been introduced into the oxide already grown, it must diffuse 
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through this layer in order to react with silicon at the interface 
to form Sio
2 
( 2S). 
Oxidation in a dry oxygen atmosphere produces the purest 
oxide, but at low temperatures (<1000°C) the interface state 
density is high since the reaction rate is slower - consequently, 
many unsaturated silicon bonds are produced and there is excess 
oxygen in the oxide. Lower interface state densities may be 
obtained by high-temperature oxidation (>1000°C) as the faster 
reaction time will produce Sio2 predominately. In both cases, 
a low temperature annealing process is desirable to further reduce 
. f d "d h (1) 1nter ace an ox1 e c arge . 
Steam oxidation is a tAster process and produces oxides with 
. (26) 
a greatly reduced number of 1nterface states . As well as 
leaching out impurities from the oxide and silicon surface, it 
is believed that water vapour chemically reacts with unsaturated 
silicon bonds at elevated temperatures. This may be described 
in terms of the trivalent silicon model discussed above by 
considering the following reaction: 
I 
-Si• + ~0 !!:;-Si- OH + H 
I 
(2.13) 
This reaction will decrease the number of dangling bonds by the 
formation of silanol groups. Oxides grown in this way exhibit a 
surface state distribution which is of reduced magnitude and 
. (27) U-shaped across the sem1conductor bandgap . Figure 2.8 
illustrates the effect of annealing on surface state density 
d . "b . (28) 1str1 ut1on ·· · . 
The density of interface states produced by either of the 
oxidation processes mentioned above may be further improved by 
annealing in the presence of hydrogen; for an oxide grown in dry 
oxygen this will also result in the characteristic U-shaped 
d . . b . . d b (l ' 2 g) A . . d . h 1str1 ut1on ment1one a ove • ga1n cons1 er1ng t e 
trivalent silicon model, a similar chemical reaction to (2.13) 
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Figure 2.8 Surface state distribution of a typical MOS device 
may be envisaged when heatir~g in a hydrogen atmosphere: 
I 
-Sh 
I 
I 
+ H2 ~-Si- H + H I (2.14) 
In this case the unsatisfied Si bond is effectively neutralised 
by capturing a hydrogen atom. The oxide charge always decreases 
during an annealing process regardless of the temperature. 
However, the interface state density will only be reduced if the 
annealing temperature is below about 500°C; above this temperature 
the hydrogen bond of the above reaction is split and an increase 
of surface state density occurs. 
The shape of-'the· interface state density curve is attributed 
to the different types of. defect found at different energy levels 
in the bandgap. The density of states at the ~and edges is due 
to bond distortion and strain near the silicon surface(ll) and these 
are not affected by a post-oxidation anneal. The mid-gap 
surface state density, however, is affected by this process; 
d 1 . b d d f 'bl f . h' . (30) ang 1ng on e ects are respons1 e or states 1n t 1s reg1on , 
and these may be significantly reduced in number by hydrogen 
annealing, hence producing the characteristic U-shaped distribution. 
So far, the discussion has been limited to the possible origins 
and types of defects found within the metal-insulator-semiconductor 
system. In the next two sections, the effects of these impurities 
on the electrical properties of the structure will be considered. 
The first part (section 2.2.2) will describe the effects of 
insulator charge and the second (section 2.2.3) the influence of 
states at the insulator-semiconductor interface. 
2.2.2 Electrical effects of charges in the insulator 
Impurities in the insulating layer are due to insulator trapped 
charge, mobile ionic charge and fixed surface charge as demonstrated 
in figure 2.5. These parameters will change the electrical 
behaviour of a metal-insulator-semiconductor device; the specific 
case of a metal -Si02-si structure is discussed below. 
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Charge trapped in the SiO insulating oxide layer is a result of 
2 
defects present in the oxide. These defects may result in 
energy levels in the Si bandgap which can trap electrons or holes 
injected into the oxide (e.g. from the gate electrode, from the 
semiconductor or from electron-hole excitation), as detailed 
elsewhere(3l). As the charge held in these trapping centres will 
be constant provided that no carrier injection takes place, the 
only effect on the electrical characteristics of the MOS capacitor 
will be a lateral voltage shift (Figure 2.9a). If charge injection 
does occur, however (e.g. as a result of illuminating the sample, 
or by biasing the device into strong accumulation or inversion) , 
h h . ( 20) . h d '11 b b d t en a ysteres1s 1n t e measure response w1 e o serve ; 
i.e. the C-V characteristcis recorded with a positive voltage ramp 
will be shifted -·with respect to the curve obtained with a 
negative voltage ramp, as•the amount of trapped charge will be 
different (Figure 2.9b). 
Th f b 'l . (23, 32, 33). h 'd '11 also e presence o roo 1 e 1ons 1n t e ox1 e w1 
cause a hysteresis in the measured C-V curves(2l). This 
+ + instability is due to alkali ions (Na , K ) which are usually 
trapped at the Sio2-Si interface but which may drift freely at 
elevated temperatures or under the influence of an applied electric 
field. Other ions (e.g. H+ protons~34 ~ may also cause drifting 
effects. The change in charge distribution within the oxide again 
produces a shift in the flat-band voltage (22 ) 
Fixed surface charge is generally positive and is located in a 
region of the oxide less than 25~ from the Si02-Si interface. 
This charge is affected only by the sample processing techniques 
and results in a permanent contribution to the flat~band voltage. 
The total voltage shift .of the C-V curves due to the three 
types of oxide charge discussed above may be written as(6) 
d 
v 1 7 X. eCx} dx X Q 0 (2 .15) d c d c ox ox 0 ox OX 
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Figure 2.9a : Example of c-v curve showing lateral voltage 
shift due to flat-band voltage change (high 
frequency case) 
Figure 2.9b Example of c-v curve illustrating possible 
hysteresis effect (high frequency case) 
where d 
ox 
is the oxide thickness and ~(x) represents the charge 
density distribution. Q is the total oxide charge due to trapped 
0 
charge Qt, mobile ionic charge Qi, and fixed surface charge Qf, such 
that 
d 
of e0<l dx (2.16) 
0 
and x is the position of the effective charge centroid, i.e. 
d 
X 
-
1 7 x. ~ (x) dx (2 .17) Qo .. 
0 
.These equations may also be applied to multi-layer insulators, e.g. 
Langmuir-Blodgett films (see chapters 7 and 8). 
Equation 2.lla must now be modified thus: 
Vapp v + \jJ + 1/J 
ox s ms 
Ot 
E 
ox 
and the flat-band voltage becomes: 
1/J 
ms 
Ot 
E 
OX 
XQ 
0 
d c 
OX OX 
xQ 
0 
d c 
OX OX 
(2.18) 
(2.19) 
This additional term can in practice be greatly reduced by careful 
device processing to give lower fixed surface charge and fewer mobile 
ions in the oxide, and by controlling the conditions of device 
storage and measurement to reduce trapped charge (e.g. preventing 
charge injection by avoiding elevated temperatures, illumination 
and large bias voltages}. However, as Q may change due to the 
0 
factors indicated above, flat-band voltage will be a function of 
device history and consequently there may be sligh.t variations in 
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VFB over a period of time. 
2.2.3 Electrical behaviour of interface traps 
The presence of trapping sites at or near the insulator-
semiconductor interface creates allowed energy levels with the 
semiconductor bandgap; these levels may exchange charge with the 
conduction (valence) band by capture or emission of electrons 
(holes). Donor-type states will exhibit positive or neutral charge 
when empty or filled respectively, acceptor-type states will be 
neutral or negatively charged under like conditions. The occupation 
of interface states in thermal equilibrium is determined by the 
Fermi-Dirac function; 
' -· 
f (E) [ J -1 . 1 + g. exp ((E-EF-ql}J s)/ kT) (2.20) 
where f(E) is the probability that a state at energy level E is 
occupied by an electron, and g is the spin correction factor 
(usually 2 for donor and 1/4 for acceptor-type states). Figure 2.10 
depicts the energy band diagram at the insulator/semiconductor 
interface region. 
Changes in the occupancy of interface traps can be achieved by 
var~ing the applied bias voltage and hence the surface potential, 
l}Js, Consequently, a small (~kT/q) a.c. voltage applied to the 
device will modulate the position of the Fermi level which will cause 
majority carriers to be captured or emitted by interface states whose 
energy levels lie within a few kT/q of EF. As this capture/emission 
::. . 
phenomenon is not infinitely fast, there will be a time delay 
associated with the exchange process. This will be manifested as 
an energy loss at all but very low and very high signal frequencies 
(under which conditions all or none of the interface traps respond to 
the applied signal, respectively) and contributes to the ohmic losses 
observed in non-ideal MIS structures. 
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Figure 2.10 Energy band diagram at the insulator -
semiconductor interface 
(a) Density of energy states across bandgap 
A = single level state of energy E 
B = continuum of states 
(b) Probability of electron occupancy across 
bandgap 
The effects of interface charges on the C-V curve discussed 
in the previous sections are manifold. The capacitance will be 
increased by one elementary charge per state and so, therefore, 
will the lateral voltage shift, i.e. 
and 
v 
app v + l)J + r/J ox s ms 
r/J 
ms 
Ot 
E 
ox 
xQ 
0 
Ot 
E 
OX 
d c 
OX OX 
.... -.1 
iQ 
0 
d c 
OX OX 
- Qss 
c 
OX 
- Q 
ss 
c 
OX 
(2. 21) 
(2.22) 
where Q is the total charge introduced by interface traps. This 
ss 
charge (and hence the additional capacitance term) is strongly 
dependent upon surface potential and so also upon applied bias; 
when the Fermi level is at the energy of the trap its effect will 
be maximised. Furthermore, the electric surface field itself is 
changed by the interface charge and more applied voltage is required 
to create the same amount of band-bending as in the ideal case. 
These effects are observed as a shift, a distortion and a stretching-
out in the measured C-V curves. 
A quantitative explanation of the electrical influences of 
interface traps can be obtained by considering first the admittance 
of a single-level state and expanding the treatment to the continuous 
distribution of states across the bandgap observed in real devices. 
Finally surface potential fluctuations will be discussed. 
The admittance of the single-level state for small signal 
. (_2 7) 
conditions may be wr1tten as 
. 2 ~ 
kT 
NSLfo(l-fo} 
(_l+jwf }c n ) 
o n so 
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(2.23) 
where w is the angular frequency of the applied signal, N
81 
is the single-level state density, f is the value of the d.c. 
0 
Fermi function, en is the electron capture rate, and nso the 
electron density at the surface. 
This admittance may be considered as a parallel combination 
of capacitance C and conductance G such that: 
s p 
c CSL I (1 + w2 T 2) s n (2.24) 
and 
G lw CSL w 'T I (1 + w2 12) p n 
' -· 
n 
(2.25) 
where the capacitance c81 and the time constant 'T n associated 
with the single-level state are given by 
and 
'T 
n 
f /c n 
o n so 
(2.26) 
(2.27) 
The electrical equivalent of the total system in depletion is given 
in figure 2.lla; the interface and space-charge region terms may 
be reduced to a single parallel circuit as shown in figure 2.llb, 
where: 
c p c + c s D 
It can be seen from equation 2.25 that G lw will be a p 
maximum when WT = 1, and that this maximum will be 
n 
(G lw ) p max 
(2.28) 
(2. 29) 
A typical plot of C and G lw versus frequency for this single-
s p 
level case is given in figure 2.12. Knowing the value of (G lw ) p max 
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Figure 2.11 Equivalent circuits of a MIS device in depletion 
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Figure 2.12 Example of cs' Gp/w versus frequency for 
single-level model 
and the corresponding surface potential, N51 may be calculated 
(from equation 2.26) for the energy level. 
It is more realistic in practice to consider the case of a 
(35) 
continuous distribution of energy states across the bandgap , 
each of which may be individually described as above. The total 
admittance of this arrangement, Y , may be derived by integrating 
ss 
Y51 over the whole range of trap energies in the bandgap: 
y 
ss 
E 
J 
v 
~ (_E} dE = 
s· 
. 2 
~ 
kT 
-1 
E 
:r E 
N f (1-f ) dE 
ss 0 0 
HjWf }c n 
o n so 
v 
(2. 30) 
(27) The result may be expressed, as before, as a parallel 
conductance and capacitance network, where: 
C I q N arctan (WT ) s ss m (2.31) 
and 
(G /w)' N ln (1 + 2 2) I 2wr q WT 
. p ss m m (2.32) 
Tm 1 /c n n so (2.33) 
This procedure is only valid if N (the density of distributed 
ss 
interface states per electron volt) and c (the average capture n -
probability over the range of the integral) are not greatly varying 
functions of surface potentia~ i.e they may be treated as constants 
over a range of a fe\v kT/q. This is generally true for most 
practical systems provided that the amplitude of the applied 
signal is small (_~kT). 
From equation 2.32 it can be calculated that the maximum Gp/w 
will occur at WT = 1.98. 
m 
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Figure 2.13 ( 27 } compares the normalised Gp/w versus w 
curves for the single-level state model (curve (a}) and the 
continuous model (curve (b)). In practice, however, a 
response similar to that shown in curve (.c) is obtained, 
where the Gp/w maximum is found at WT = 2.5. This 
broadening of the response is attributed ( 7) to fluctuations 
in the surface potential caused by lateral variations in the 
electric field due to ionized charge or localised oxide charge 
near the interface region and/or oxide thickness non-uniformities. 
Several models account for this ( 27 • ll, 20 • 36) and derive 
expressions for the device admittance which may only be solved 
by numerical tec);niq~es. 
The equivalent circuits' described above are valid for the 
device when biased in the depletion region. A more comprehensive 
(37) 
model has been developed by Lehovec and Slobodsky which 
describes the inversion and accumulation regions also. However, 
it will be seen later (Chapter 3) that by using numerical 
analysis techniques, the simple model discussed above is sufficient 
as the devices to be investigated will be biased in the depletion 
region only. 
2.3 Summary 
This chapter has described the electrical properties of real 
metal-insulator-semiconductor devices by first explaining the 
behaviour of an ideal MIS capacitor and then considering the 
effects of charges introduced by defects in the structure. The 
nature and o~igin of these charges have been related to the 
observed electrical characteristics. The metal-Sio2-Si system 
has been given specific attention because this is the strucutre 
of samples investigated in this work and also because it is 
the most common example of a MIS device. However, the principles 
discussed above may equally well be applied to many other 
combinations of insulator and semiconductor which are currently 
f . (38) o ~nterest. -
21 
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Figure 2.13 Calculated GP/W curves versus log wrm 
(a) single-level state 
(b) continuum of states 
(c) response with surface potential fluctuations 
In the next chapter, the evaluation of MIS device properties 
from measured electrical data and some of the methods used to 
extract this information will be described. In particular, 
experimental techniques which may be used to analyse the interface 
state density distribution across the semiconductor bandgap will 
be considered. 
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CHAPTER 3 CHARACTERISATION OF MIS DEVICES 
3.0 Introduction 
The electrical behaviour of metal-insulator-semiconductor 
devices has been examined in chapter 2 along with the physical 
properties responsible for this behaviour. 
In this chapter, the idea of plotting capacitance and conductance 
with respect to voltage and frequency will be more fully discussed, 
especially the use of this technique for measurement of MIS device 
parameters such_.~as f_lat-band voltage, insulator trapped charge 
and doping density. Various methods to calculate interface 
' .. 
state density distribution will be considered; in particular, 
the a.c. conductance technique and its application to measurement 
of real MIS devices are described. 
3.1 Electrical Characterisation of MIS Structures 
From the data gathered in a single capacitance-voltage scan 
performed on an MIS sample, a large amount of information may be 
extracted about the electrical properties of the device. This 
procedure may be repeated after a period of time or after a 
sample treatment operation, say, in order to determine the electrical 
effects of aging or of the treatment process. 
The following three sections (3.1.1, 3.1.2, and 3.1.3) show 
how C-V plots may bt used to calculate flatband voltage, insulator 
charge, and doping density; section 3.1.4 discusses the procedure 
for determing the dielectric permittivity of the insulator layer, 
and finally the experimental apparatus used for C-V measurement 
and insulator permittivity calculation is outlined (section 3.1.5). 
All of these analysis techniques are utilised for characterising 
the devices investigated later in this work. 
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3.1.1 Flat-band voltage calculation 
In the flat-band condition the insulator-semiconductor surface 
is depleted of majority carriers, and the equivalent circuit is 
given by a series combination of insulator and depletion 
capacitances as shown for the metal.Si02-Si system in chapter 2 
(section 2 .1. 2). 
The oxide capacitance, C , may be found from the C-V plot by 
ox 
calculating the value of capacitance measured in strong accumulation. 
The depletion capacitance is given by equations 2.9 and 2.4a: 
(3 .1) 
The parameters E , q, Nd, k and T are as defined in chapter 2, but 
2s 
the additional A term is introduced to relate the depletion 
capacitance to the device top contact area, A. 
From equation 2.6, the value of measured capacitance at the flat-
band point is: 
c 
ox (3.2) 
By calculating the value of Cfb for a particular sample and 
determining lhe point on the C-V curve at which it occurs, the 
flat-bandvoltage VFB may be obtained (figure 3.1). This 
procedure may be applied to any MIS combination by inserting the 
appropriate electrical constants into equation 3.1. 
3.1.2 Determination of insulator charge 
The total amount of charge incorporatedin· a MIS device can be 
determined from equation 2.19 if the flat-band voltage is calculated 
as shown in section 3.1.1. By using a technique known as 
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Figure 3.1 Determination of VFB from plot of measured 
capacitance versus bias voltage (high frequency 
case) 
v 
B ' T S . (l ' 2 ) . f . b h 1as- emperature tress1ng , 1n ormat1on a out t e components 
of the insulator charge can be obtained from the hysteresis 
effects on the C-V curve. The procedure is to bias the 
device into inversion at elevated temperature for some minutes, 
after which a C-V scan is performed. The sample is then held 
in strong accumulation (again at elevatedtemperature) for a 
similar length of time before repeating the C-V measurement. 
The two resulting curves are plotted as in figure 3.2 (n-type 
device). Curve (a) shows the C-V response after application of 
a negative voltage (inversion) when all mobile (positive) ionic 
charges have drifted to the metal-oxide interface; in this 
condition there ... is no contribution to the flat -band voltage 
(x = 0 in equation 2.15). Curve (b) denotes the C-V 
' . 
characteristics after biasing in accumua~ion (positive applied 
voltage) when all the mobile charges are at the insulator-
semiconductor interface; the flat-band voltage shift will be a 
maximum (as x = d in equation 2.15): 
ox 
!::.Vi -Qi 
c 
ox 
Hence the value of Q. may be determined. 
l 
(3 .3) 
It is generally found that curves 3.2(a) and 3.2(b) differ by 
no more than O.lV as the number of mobile ions is very low for 
d · h ' ( 3) H 1 . C V mo ern process1ng tee n1ques . owever, ana ys1ng - curves 
in this way can indicate sample quality and is used as a standard 
"' process monitoring technique. Other researchers have shown how this 
h d b d . . . ff ( 4) d 1 . t. met o can e use to 1nvest1gate trapp1ng e ects an po ar1sa 1on 
of the insulator ( 5). In addition, any changes in insulator cha:rge 
introduced by subsequent device treatment can be observed by the 
effect upon flat-band voltage. 
The main contribution to the flat-band voltage shift from the 
11 ideal 11 case is the oxide fixed charge, Qf' If the number of 
ionised traps is small, and assuming that there are no dipole 
layers of charge in the insulator, then Qf may be calculated 
from equations 2.16 and 2.19: 
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(b) AFTER APPLYING ACCUMULATION (POSITIVE) BIAS 
Figure 3.2 Schematic plot of hysteresis effect on high 
freguency c-v curve due to mobile ionic charge 
(insets show position of charge in MIS structure) 
(3.4) 
In practice, this calculation will not be exact due to the other 
charges present, but although these cannot be totally ignored their 
effect will be small and so a reasonable approximation to Qf can 
be obtained. 
It should also be noted that in the above calculations no allowance 
is made for the effects of interface states. The interface state 
charge can be determined by other means (see section 3.2) and the 
Qss term in equation 2. 22 ,removed, enabling Qi and Qf to be obtained 
as above. 
3 .1.3 Calculation of doping concentration 
The doping impurity density within the semiconductor must be known 
for the region near the insulator-semiconductor interface in order 
to calculate the MIS device parameters. An average doping 
concentration can be determined from a high-frequency C-V plot ( 6) 
~y measuring the minimum capacitance C . which occurs in the inversion 
m1.n 
region as described in chapter 2 (section 2 .1. 2). Curves have been 
computed which relate capacitance, surface potential, applied 
voltage, oxide thickness and doping concentration for the metal-
s ·o s· (6 , 7) · ·1 b b · d f h 1. 2- 1. system ; s1.m1. ar curves may e o ta1ne or ot er 
insulator-semiconductor combinations. 
( 7) 
An example of these plots 
is shown in figure 3.3 for p-type silicon (conversion to n-type 
silicon is achieved by reversing the voltage axes). If the oxide 
thickness is known, the doping density, Nd' can be calculated by 
measuring C . and C , the oxide capacitance (see figure 3.1), and 
m1.n ox 
reading from a set of curves such as figure 3.3c the value of Nd 
which corresponds to the C . }C ratio thus determined. 
rom max 
An alternative evaluation of Nd is given by examining the high 
frequency C-V curve in a different way. When a bias voltage V is 
applied to a MIS device in depletion, equation 2.10 becomes: 
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or 
1 
c 2 
D 
2 
(3. 5) 
(V+1jJ -kT}q} 
s 
(3. Sa) 
and the doping concentration may be extracted from the slope of 
2 
a plot of 1/CD versus V. (CD is obtained from the measured 
capacitance C by using equation 2.6a). This treatment can be 
extended to obtain impurity profiles for non-uniformly doped 
semiconductors and to correct for the effects of interface states (B) 
however, the average value of Nd as determined above is sufficient 
for most practical calculations of MIS device characteristics. 
3 .1.4 Insulator permittivity 
Information on the electrical properties (such as dielectric 
constant) of Sio2 and other commonly-used insulators is readily 
available in textbooks and tables of constants. However, when a 
novel insulating material is incorporated into a MIS device, it is 
necessary to calculate these values experimentally, as they are 
often required for determination of other device parameters. The 
simplest structure for effecting measurements on an insulator is 
a metal-insulator-metal (MIM) "sandwich" which can be fabricated 
by depositing a film.of the insulating material onto a metal and 
then evaporating a metal top electrode. 
The electric permittivity, E, of the insulating layer may be 
obtained from measurement of the MIM device capacitance, C, as 
c AE 
d 
= AE E 
r o 
d 
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(3 .6) 
where A is the device area and d the thickness of the insulating 
layer. The absolute permittivity of the insulator is generally 
expressed as the product E E , where E represents the permittivity 
r o o 
of free space and E is a constant for the materel which is known 
r 
as the relative permittivity or the dielectric constant. 
To determine the relative permittivity accurately a number of 
capacitance measurements should be carried out on MIM structures 
of different insulator thickness. Plotting C against 1/d should 
give a straight line of slope AE E passing through the origin. 
r o 
In the case of Langmuir-Blodgett film insulators (which are discussed 
in chapters 7 and 8), where the insulating layer can be built up 
in multiples of a monolayer thickness, equation 3.6 may be rearranged 
and rewritten as: 
1 
c 
Nd. 
1 
AE E 
r o 
' .. 
(3.7) 
Here, N is the number of monolayer of thickness d. deposited onto 
1 
the metal electrode. A plot of 1/C against N will give E 
r 
(in this case the straight line slope is d./AE E ) . 
1 r o 
In some plots of 1/C versus N (or d) for MIM devices a non-zero 
intercept may be recorded. This is often due to oxidation of the 
surface of the deposited metal electrodes resulting in the formation 
of a region of metal oxide (e.g. Al2o3 on Al electrodes). As a 
consequence, the apparent insulator thickness is increased by a 
constant amount which contributes an extra series capacitance; 
modifying equation 3.7 for this effect, we find 
1 
c 
Nd. 
1 
AE (i) E 
r o 
+ 
d 
mo 
AE (mo)E 
r o 
(3. 8) 
where E (i) is the relative permittivity of the LB film insulator, 
r 
E (mo) is the value of E for the metal oxide and d is the thickness 
r ; · r mo 
of the metal oxide. It can be seen that the slope of the 1/C- N 
line will be unchanged, enabling E (i) 
r 
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to be calculated as before. 
In addition, the thickness of the metal oxide layer may be 
determined from the value of the intercept with the 1/C axis if 
Er(mo):is known (since at this point di = 0). A typical 1/C - N 
characteristic for a metal- LB film - metal structure is shown to 
illustrate this feature (figure 3.4). 
The technique for evaluating the dielectric constant of an 
insulating layer has so far been applied only to a MIM structure. 
However, should it not be possible to fabricate such a device, 
experiments may be carried out on a MIS structure biased into 
strong accumulation (under this condition, just the insulator 
capacitance will .. be .I\1easured, as there will be no depletion 
region), and E (i) determined as above. 
r 
' .. 
3 .1. 5 Experimental equipment 
Capacitance-voltage plots are obtained by the method outlined 
in section 2.1.2 in which the sample is perturbed by a small a.c. 
signal whilst applying a d.c. voltage ramp. By using a phase-
sensitive detector the a.c. admittance of the device may be measured 
and resolved into its capacitive and conductive components, and 
hence the C-V and G-V characteristics determined. An automated 
experimental system was especially developed to facilitate the 
recording of these and other parameters and is fully described, 
along with details of the measurement technique, in the next 
two chapters. 
The procedure for calculating the insulator permittivity is to 
measure the Gapacitance of a number of MIM devices with different 
thicknesses of insulator; figure 3.5 is a schematic diagram of the 
equipment used for this purpose. The Boonton model 72BD Capacitance 
Meter displays capacitances of up to 2000pF by measuring the small 
signal response to a low amplitude J.MHz a.c. signal which is 
generated internally. When using ~M samples, no d.c. bias is 
required for determination of insulator capacitance. However, 
MIS devices may also be measured with this apparatus if a d.c. 
voltage is applied so as to bias them into accumulation (see 
section 3.1.4); the voltage source (Time Electronics 9814) and 
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sample chamber are considered in chapter 4. 
3.2 Surface State Density Evaluation 
A number of different methods have been employed to calculate 
the interface state density distribution of a MIS device. Some 
of these techniques require-the capacitance-voltage characteristics 
of the sample to be recorded and are discussed in section 3.2.1. 
However, as will be seen, the drawbacks associated with this 
C-V approach may be largely overcome by utilising the conductance 
technique of Nicollian and Goetzberger ( 9) which involves measuring 
the relationships between a.c. conductance, signal frequency and 
--
bias voltage. Section 3.2.2. is devoted to this method and explains 
how the surface state density is calculated from the experimental 
data. 
3.2.1. Capacitance-voltage methods 
The earliest technique employed to determine surface state 
density was that of Terman (lOl, in which_ a high frequency C-V curve 
is measured experimentally as outlinedin section 3.1. Although 
surface states do not respond to a high frequency signal, their 
trapped charge results in a lateral displacement from the ideal 
theoretical curve (figure 3.6). At each energy position this 
lateral voltage shift 6V depends upon the surface state 
distribution N at that point, and is given by:-
ss 
C 6V 
OX 
(3. 9) 
where Q represents the total charge in the surface states. If 
s 
Q is calculated over the range of applied bias voltage so that 
s 
the Q versus surface potential ( ~ ) relationship can be 
s 5 
determined, then: 
I 
I 
/ 
EXPERIMENTAL / 
.,., 
Figure 3. 6 
/ 
/ 
THEORETICAL 
v 
Comparison of typical experimental and theoretical 
high freguency c-v plots 
N -
ss 
1 
q 
3Q 
s 
a1iJ 
s 
eV-l em - 2 (3.10) 
This equation expresses N as a function of energy, and with 
ss 
knowledge of the flat-band position (where ~ = 0) each calculated 
s 
value of surface state density can be related to a particular 
energy position in the bandgap. (The 3Q /3~ terms must be 
s s 
obtained by graphical differentiation methods). One disadvantage 
of this method is that it is very sensitive to surface potential 
fluctuations, which can lead to considerable apparent surface 
__, .. · 
state densities being wrongly detected. A further error can 
arise near the band edges,~ where even a frequency of lMHz is not 
high enough to ensure that the surface states do'not respond. 
Another method of interface state density analysis involves 
measuring the C-V curve w,ith a low frequency (quasistatic) applied 
. (11) 
s1gnal . If the period of this signal is longer than the 
time constants of the surface states, then these states will 
contribute to the total device capacitance, c1f(V). This is 
measured by recording the displacement current, i, resulting 
f h 1 . . f 1 1 . . 1" 1 (l2) rom t e app 1cat1on o a s ow y-r1s1ng 1near vo tage ramp, 
as given by 
i dQ dt 
:.., . 
dO 
-· dV 
dV 
dt = 
dV 
dt 
For the simple MIS capacitor described in figure 2.lla, 
1 
c 
1 
c 
OX 
Assuming that c8 
N = 
ss 
1 
qA 
+ 1 
q N A and rearranging equation 3.12: ss 
( 
c ) 1f - c 1~ C /C D 
1f ox 
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(3.11) 
(3 .12) 
(3.13) 
CD can be calculated from equation 2.10 or derived experimentally 
from applying equation 3.12 to a high frequency curve (in which 
case cs = 0). Thus, equation 3.13 becomes: 
N 1 ( Clf COX chf cox ) (3.14) ss qA c -c c -C ox lf OX hf 
Unfortunately, as with the high frequency techniqu~ surface potential 
fluctuations may give rise to incorrect determination of surface 
state density (l3), since the theoretically calculated value for 
CD in equation 3.13 vill be inaccurate. It is better to compare 
the high- and low-frequency curves, using equation 3.14, but this 
is only accurate provided that the high frequency is such that 
c5 is zero (i.e. that no surface states can follow the applied 
signal). 
The surface potential, ~ , may be obtained directly from the 
s 
low frequency C-V plot by integrating the curve over the range from 
strong accumulation towards inversion 
~ 
s 
Vacc 
(11) 
~* + b. 
s 
Numerical integration maybe performed to determine 
(3 .15) 
* 
'" and the 'I' s , 
additive constant, b.· , may be found by comparison with ideal 
curves or calculated from the horizontal intercept of a high 
frequency l/C2 versus V curve; from equation 3.5a, when l/CD2 0: 
intercept = ~ s - kT 
q 
~ * + b.- kT 
s q 
(3 .16) 
These, and other, capacitance techiques have been used for surface 
state density evaluation (l4), but all suffer drawbacks of one kind 
or another. Some are very susceptible to errors due to surface 
potential fluctuation or are inaccurate because of uncertainty in 
the determination of the integration constant b., or of C and Nd; 
ox 
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others fail when the C/C ratio becomes close to unity (in this 
ox 
case even an accuracy of 10% on measurement of C can give great 
errors inN and~). Becuase of these problems, it was 
ss s 
found necessary to adopt a new approach to surface state density 
determination, and the a.c. conductance technique, described in 
the next section, was developed ( 9) 
3.2.2 The a.c. conductance technique 
By considering the loss mechanisms associated with the presence 
of interface states as discussed in section 2. 2. 3, further information 
about these states may be obtained. The procedure proposed by 
Nicollian and Goetzberger. ( 9) requires the determination of the 
complex frequency response of the small signal admittance of 
a MIS device from which the parallel capacitance and conductance, 
C and G (see figure 2.llb), are acquired and the surface state p p 
information extracted. 
This is achieved by measuring the capacitance C and the conductance 
m 
G of the sample over a wide frequency range at a large number of 
m 
bias voltages. The device structure is mown in figure 3.7a and 
the electrical equivalent circuit in figure 3.7b: C · is the oxide 
OX .. 
(or insulator) capacitance, R the series resistance of the top 
s 
and back contacts, leads and bulk semiconductor, and the parallel 
G -C network represents the combined effects of interface traps p p 
and depletion layer capacitance. Figure 3.7c denotes the circuit 
as measured experimentally. 
The values of R and C may be determined from measurements of 
S OX 
C and G in strong accumulation: 
m m 
R 
s 
c 
OX 
G I 
m 
c 
m 
(G 2 + 
m 
..... 33 ..... 
(3.17) 
(3 .18) 
INSULATOR METAL TOP ELECTRODE 
SEMICONDUCTOR OHMIC BACK CONTACT 
(a) 
(b) (c) 
Figure 3.7: Schematic cross-section of MIS device with 
electrical eguivalent circuits 
It is important to compensate for the~elements as they may other-
. (15) 
wise obstruct correct interface state QA~lys1s ; for ideal 
devices the terms are bias and frequency independent, but in 
practice R and C must be calculated at each measurement 
S OX 
frequency to offset any frequency-dependent effects. The 
importance of this compensation is not commonly appreciated, but 
it shall be demonstated in experiments reported later (chapter 
5. 2. 4). 
The parallel conductance and capacitance terms, G and C p p 
respectively, may now be determined from the following 
equations: 
' .. 
2 2 2 2 2 
A G p 
w C (G -w C R -R G ) 
ox m m s s m (3.19) 
2 2 2 2 (w C R C -G ) + w ( C -C -C R G ) 
OX S m m OX m OX S m 
A C p w
2c c (c -c ) 
OX m OX m 
- C G 2 
ox m (3. 20) 
+ w
2 (c -C -C R G ) 2 
ox m ox s m 
where A is the area of the top electrode, and R and C are as 
s ox 
defined in equations 3.17 and 3.18. The surface state density N 
ss 
can be obtained from either C or G (see section 2.2.3). p p 
is made up of two components: the surface state capacitance 
c p 
c 
s 
the depLetion layer capacitance CD (equation 2.28), and so the 
and 
problem of evaluating CD accurately is again encountered (as in the 
c-v techniques discussed in section 3.2.1.). However, G is p 
directly related to N (equation 2.32), and this fact enables 
ss 
values of surface state density to be calculated more accurately. 
The standard experimental procedure for obtaining N is to 
ss 
plot a number of C-V/G-V curves at different signal frequencies, 
and from these to build up plots of normalised G /w versus w 
for different values of bias voltage (g} Figu~e 3.8a shows a 
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from the equation: 
The surface state density can be calculated 
N 
ss 
1 
qA 
(_3 • 21) 
The value of (G /w) is obtained graphically from the parallel p max 
conductance plot. The statistical function fN(og) depends purely 
upon the variance ~ of the normalised G /w versus w response. g p 
By comparing the experilll.e\}tal result with standard curves plotted 
with a as parameter (figure 3. 9a), the curve variance can be g 
found; the corresponding value of fN is obtained from a standard 
plot of this function(l 4) (figure 3.9b). 
In order to obtain the value of surface potential ~s (and 
hence the position in the bandgap relating to each particular 
f ) h 1 . . d . . d ( ll) sur ace state , t e comp ~cate ~ntegrat~on proce ure 
described in section 3.2.1 can be avoided by measuring the value 
of C at the position of the G /w peak. p p 
modified for surface area: 
or 
1/JS kT + 
q 
2 
2 
qE E NdA 
r o 
2 c 2 D 
From equation 2.10, 
(3.22) 
(3. 22a) 
However, CD 
(14) C -·C from equation 2.28, and since in general : p s 
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c 
s 
then from equation 3.22a: 
t/Js kT 
q 
+ 
2 
q€ E NdA r o 
2 2(C -qAN ) p ss 
0.23) 
(3.24) 
Here, C is the parallel capacitance value corresponding to (Gp/w) P max 
and N is as defined in equation 3.21. This method of determining 
ss 
t/Js dispenses with the need for numeral computation of the integral 
in equation 3.15 and graphical evaluation of the additive constant 
6; this means that no separate measurements are required as all 
the information is contained in the G /w and C data already 
~ .• p p 
calculated. 
The conductance technique is more accurate than the C-V 
methods discussed in the preceding section since it does not 
rely on an approximate evaluation of the depletion capacitance 
(an accuracy 
-1 -2 
9 -1 -2 10 
of 10 eV em is attainable compared with 10 
eV em for the best C-V method). However, it has the 
disadvantage of requiring a large amount of data to be acquired 
for each N value determined (one full C-V/G-V sweep will 
ss 
contribute only one point to each G /W- W plot; thus to calculate p 
(G /w) precisely it is necessary to perform a large number 
p max . (16) 
of voltage scans). A procedure developed by s~monne enables 
an N value to be extracted from just two conductance measurements: 
ss 
one at a frequency w and one at a frequency a factor of five 
max 
different. This is a far simpler evaluation, but it does not 
;.., . 
alleviate the basic problem of requiring a G fw versus w curve p 
to determine the peak position. 
The solution to this problem is to record the admittance 
characteristics whilst sweeping the signal frequency but keeping 
the applied bias fixed; hence the Gp/w versus w relationship can 
be calculated directly without the need for numerous C-V scans. 
By applying this swept~frequency approach for a large range of 
bias voltages, it is possible to measure the variation of surface 
state density across the bandgap of the device. In practice, 
the experimental apparatus must be recalibrated at each new 
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f . h . h (l 7) hi k h . d 1 . requency w~t 1n t e scan ; t s rna es t e assoc~ate e ectron~c 
circuitry rather complex and the procedure very time-consuming. 
The novel system developed in this work and presented in chapters 
4 and 5 performs such a frequency scan; it utilises a micro-
computer to control and calibrate equipment, take readings and 
process data, thus enabling N and ~ to be determined rapidly 
ss s 
and with great saving in operator time and effort. 
3.3 Summary 
This chapter has outlined the different experiments (which are 
performed later in this work) to characterise th; electrical 
properties of MI~ deyices and has indicated the way in which the 
experimental results are interpreted. The methods of determining 
flat-band voltage, semico~ductor doping concentration, insulator 
permittivity and trapped charge have all been considered. 
A comparison of the conductance technique with standard 
capacitance-voltage measurements for surface state density 
evaluation has been made and the practical drawbacks discussed; 
an introduction to the swept-frequency approach adopted in this 
work for fast N - ~ calculation has been presented. The 
ss s 
instrumentation and measurement procedures developed in order to 
employ this technique for interface state analysis of MIS samples 
are examined in the following two chapters. 
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CHAPTER 4 DEVELOPMENT OF AUTOMATED ADMITTA.!<.ICE MEASUREMENT SYSTEM 
4.0 Introduction 
The a.c. conductance technique of Nicollian and Goetzberger (J) 
as described earlier (section 3.2.2) can be used to determine the 
density of states at the insulator-semiconductor interface over a 
large part of the semiconductor bandgap of a MIS device. However, 
considering its advantages this technique is not used as widely as 
might be expected because of the difficulty of making accurate small-
signal admittance measurements over a wide range of frequencies. 
In order to extract the surface-state density information using 
a manually-operated adm{ttance bridge, admittance data must be 
obtained by sweeping the sample with a d.c. voltage bias at a 
large number of different a.c. frequencies. Automation of this 
(2 3) . task ' enables some sav1ng in time, but there are two inherent 
disadvantages. The C-V and G-V data recorded at each frequency 
must be rearranged to give the fixed-voltage G-W and C-W curves 
from which the interface state density is calculated, and therefore 
a large amount of information must be gathered, not all of which 
will be used in the N 
ss 
determination. Furthermore, practical 
MIS devices may exhibit a slight instability in the applied bias 
versus surface potential relationship due to deep level trapping, 
polarisation of passivation levels or ionic motion in the oxide. 
This can lead to errors in the G-w and c-w curves since applying 
the same bias voltage at a different frequency will not guaran .. tee 
that measurements are being taken at the same position in the 
bandgap. 
Consequently, it is better to measure the capacitance and 
conductance with changing frequency whilst maintaining a fixed 
voltage on the sample. As the equipment requires calibration 
at each new frequency, it is highly desirable to automate the 
system. This chapter, together with chapter 5, describes the 
extensive work carried out on development of a computer-controlled 
instrumentation system capable of determining the a.c. admittance 
of a MIS sample over a wide range of signal frequencies and bias 
voltages in order to extract interface state density information 
from the measured data. 
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Chapter 4 details the stages in hardware development and 
describes the improvements and innovations in circuit design 
incorporated into the system. In chapter 5, the custom-designed 
software will be explained and the operational performance of 
the instrumentation will be considered; in addition, preliminary 
results obtained whilst commissioning and proving the system 
are presented. 
4.1 Manual measurement of a.c. admittance 
The configuration of a typical manually-operated system to 
collect C-V and G-V data is shown in figure 4.1. A variable 
frequency oscillator of rvsv rms output provides the reference 
for a dual-phase, lock-~ amplifier and after attenuation gives 
"v8mV root-mean-square ~ms) a.c. stimulation to the sample. This 
small a.c. voltage is mixed with the d.c. bias from the ramp 
generator, and the combined signal is applied to either a 
calibration capacitor (.which is assumed to have zero conductance) 
or the sample under test. The resultant output is fed through 
a virtual earth amplifier to the signal input of the lock-in 
amplifier; this instrument has two phase-sensitive detectors which 
are set up to measure the in-phase (capacitance) and orthogonal 
(conductance) signal components. 
A number of steps must be followed to acquire C-V and G-V 
data from this manual system. 
Step 1: 
Step 2: 
Set oscillator frequency t·o desired value and 
~elect appropriate time constant for phase-
sensitive detectors. 
Connect calibration capacitor and adjust the 
sensitivity and phase of psd channels until one 
gives zero indication (this is defined as the 
conductance channel) and the other displays an 
on-scale deflection (this is the capacitance 
channel). 
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Figure 4.1 : Block diagram of a typical manual admittance 
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Step 3: 
Step 4: 
Step 5: 
Step 6: 
Adjust plotter setting to calibrate capacitance 
channel (.=C) . 
Reverse plotter input leads and adjust plotter 
setting to calibrate conductance channel (:G/W). 
Restore plotter input leads. 
Adjust plotter setting to calibrate voltage 
channel. 
Connect sample under test, start plotter and 
act;;ivat.e voltage ramp. 
This sequence of operations will give a plot of capacitance 
and conductance against voltage at one fixed frequency, and in 
order to build up the C-w and G-w information necessary for 
surface state analysis, the same procedure must be followed over 
a wide range of frequencies. Clearly, this is extremely 
inefficient, and when considered with the disadvantages outlined 
in section 4.0 reinforces the need for an automated system which 
can operate in the swept-frequency mode. 
4.2 Development of automated a.c. admittance instrumentation 
A block diagram of the measurement system is shown in figure 4.2. 
An a.c. signal is derived from the Brookdeal 5206 Lock-In Amplifier, 
which consists of a frequency-programmable oscillator and a phase-
sensitive detector (psd). The 5 Volt output is attenuated in order 
to give only a small ( rvkT, 'V8mV) a.c. stimulation to the sample 
(see section 2.2.3). This is mixed with the bias voltage, a high 
resolution d.c. level generated by the programmable Time Electronics 
9814 Voltage Calibrator. The combined signal is then fed via a 
switching network based on the HP59306A Relay Actuator to either 
a polyst)l"ene calibration capacitor or the sample under test. Both 
these components are housed within the custom-built sample chamber. 
The signal which emerges from the sample chamber is amplified by a 
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Figure 4.2 : Block diagram of automated admittance measurement 
instrumentation 
virtual earth amplifier (vea), and is sent to the phase-sensitive 
detector. 
The Hewlett-Packard 85 microcomputer is used to program the 
experimental variables, to control the operation of instrumentation 
and to retrieve and process data; this is achieved with an original 
BASIC software program in conjunction with the IEEE-488 interface 
bus option. 
4.2.1 Lock-In Amplifier 
The Brookdeal Model 5206 "Two Phase Lock-In Analyzer" offers 
many advantages over conventional lock-in amplifiers. In addition 
to a number of self-contained, automated operation routines, it 
may be externally controlled by a computer via a digital interface 
(RS232C serial or IEEE-488 parallel data link) ( 4) 
In order to implement computer control, the IEEE-488 digital 
interface option has been installed. This enables the equipment 
to communicate with the system with complete source and acceptor 
hand-shaking and service-request capabilities, and permits computer 
control of all instrument functions. 
Also installed is the internal oscillator option. With all 
three plug-in frequency range cards (Broadband, Audio Frequency 
and Low Frequency), this can generate a programmable a.c. signal 
of 0.1% frequency resolution over the range O.lHz to 100kHz, with 
amplitude adjustable from 0 to 5 Volts rms by means of a rear-panel 
potentiometer!. In practice, a very small signal amplitude 
(~8mV rms) is needed; as this level is difficult ~- achieve from 
the internal oscillator without degradation by noise the output is 
set at 5 Volts rms and is attenuated in the a.c./d.c. mixing 
circuit (section 4.2.3) before reaching the sample. 
The phase-sensitive detection circuitry of this lock-in amplifier will 
recover a.c. signals which are at the same frequency as the reference 
..... 4l ..... 
channel. The two detectors have a very wide sensitivity range 
(l~V to SV rms full-scale sensitivity) and good dynamic reserve 
(between 20dB and 60dB}, and operate between frequencies of 0.2Hz 
to 100kHz with all three frequency range cards. The reference 
channel is driven at the frequency of the internal oscillator, and 
its phase can be altered to coincide with that of an incoming 
signal. As the Channel 1 anc Channel 2 demodulating signals 
are orthogonal, the in-phase and 90° out-phase components 
respectively of any subsequent incoming a.c. signal will be displayed 
as a d.c. voltage. Output noise reduction is accomplished by means 
of switchable low-pass filters with time constants between lOOms 
and 100 seconds, and attenuation rates of -6 or -12dB/octave, 
also switchable.~ 
.... ·• 
The Channel 1 signal may be increased by a factor of 10 in 
order to more accurately measure small phase angles (i.e. where one 
channel reading is much less than the other; for example, the 
conductance of a thick-vxide MOS device will be very small compared 
with the capacitance). 
As the Model 5206 has a built-in microprocessor, a number of 
automatic functions are available, giving the instrument great 
flexibility and ease of operation. The most powerful of these 
autofunctions is the AUTOSET facility, which matches the signal 
of interest by adjusting the full-scale sensitivity and phase of 
the detectors to give a maximum deflection of Channel 1 (which 
measures the in-phase signal component) and a zero indication on 
Channel 2 (which measures the orthogonal signal component). If 
this autofunction is invoked when examining the polystyrene 
calibration capacitor - which can be considered to have zero 
conductance - the psd channels will directly measure capacitance 
(Channel 1) and conductance (Channel 2). After calibration in 
this way, the complex admittance can be calculated for any device 
subsequently connected into the circuit. 
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4.2.2 Voltage Calibrator 
As the d.c. bias applied to a device has to be carefully 
controlled in order to determine the position in the bandgap 
of the interface states under observation (see section 3.2.2), 
the voltage source used must have an accurate, stable, high-
resolution output over a range of around -10 Volts to +10 Volts. 
The Time Electronics 9814 Programmable Voltage Standard fulfills 
these requirements (S), and has the added advantage of an integral 
IEEE-488 digital interface which enables the user to operate the 
equipment from the front-panel push-buttons or from a computer 
controller. The d.c. voltage output is variable between -13V 
and + 13V with 0. 01% accuracy, and a resolution of SO ll V or better 
is attainable. There are~four voltage ranges (lOV, lV, lOOmV, 
lOmV) and also an auto-ranging facility. The instrument provides 
a true bipolar output (i.e. the "Lo" output terminal can remain at 
earth for all ouput values and polarities) , thus eliminating 
common mode errors or the need to reverse input connections when 
changing polarity. 
When under computer control, the Voltage Calibrator may be used 
as a ramp generator (although it is more precise to describe the 
output as a high resolution "staircase" waveform, as it consists 
of a large number of discrete steps), and hence conductance- and 
capacitance-voltage scans may be carried out. 
4.2.3 a.c./d.c. mixing circuit 
(6) A double ~-C network developed by Boudry is widely used to 
mix a.c. and d.c. signals (Fig. 4.3a). Analysis of this circuit reveals 
that its ouput resistance (Rout) is approximately lOMD, and 
consequently a d.c. voltage will be dropped across the network when 
a sample is connected, since a potential divider will be formed 
(Fig. 4.3b). When applied to "typical" ( 6) thick (_rvlOOnm oxide) 
MOS devices, for which Boudry's apparatus was designed, this voltage 
drop is small because the device impedance will be some orders of 
magnitude greater than R t' 
ou 
However, the circuit is unsuitable 
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for use with lower impedance (e.g. thin oxide or Langmuir-Blodgett 
film) insulating layers for which resistance will be of similar 
magnitude to R and thus a significant fraction of the d.c. 
out 
bias may appear across the mixing circuit and not across the 
sample, resulting in incorrect biasing of the device. 
Simple experiments conducted with a high impedance voltmeter 
(Keithley Model 181: impedance ;>10 9 ~) showed that this was the 
case, and indicated the need for a mixing circuit which has low 
output impedance. In addition to this requirement, the circuit 
should ideally be capable of operation over a wide range of a.c. 
frequency (~.1Hz - 100kHz) and should also if possible be able 
to attenuate the SV rms a.c. signal from the lock-in amplifier 
down to about 8mV rms (section 4.2.1). 
In order to satisfy these criteria, the circuit in figure 
4.4 was designed. By using an operational amplifier in the 
unity gain configuration, a programmed voltage level can be added 
to the small a.c. excitation; as R is only 200~ or less for 
out 
this arrangement, which is many orders of magnitude lower than the 
impedance of any MOS device (even that of thin oxide samples), the 
output voltage drop is negligible. In addition, with careful 
choice of resistors the circuit will perform the attenuation of 
the a.c. signal. 
The voltage gain Av of an operational amplifier can be expressed 
(7) 
as 
where V 
0 
= 
v 
0 
v. 
1. 
voltage output, V. = voltage input, 
1. 
feedback impedance, Z. = input impedance. 
1. 
(5.1) 
Examing the circuit in figure 4.4, it is clear that the d.c. 
voltage gain will be -1, since z = lOk~ z. for the d.c. input. f 1. 
For the a. c. signal, however, z = 10~ and z. = 6.8M~, so the f 
10-3 
1. 
a. c. voltage gain will be -1.47 X (i.e. a SV rms signal will 
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will be attenuated to 'V 7.4 mV rms). 
For both a. c. and d.c., the voltage gain is negative as the 
operational amplifier is being used in an inverting mode. This 
will result in a 180° phase shift of the a.c. signal, which will 
be compensated for by the internal phase control of the psd when 
the "AUTOSET" routine is run (section 4.2.1). In the d.c. case 
the applied voltage will be inverted (i.e. a +lV bias will appear 
at the output as -lV); this is not at all desirable, and so an 
additional inverting stage is required in the d.c. channel. 
A ~741CP general-purpose operational amplifier was found to 
be sufficient to ·-meet the design specifications. Although this 
component has a small ful-1-.power bandwidth ( 'VlOHz), its gain-
bandwidth product is lMHz which in this application gives a band-
width of lMHz since it is being used in unity gain configuration. 
Fig. 4.5 shows the completed design as implemented in the system. 
The second operational amplifier stage is placed in the d.c. 
path before mixing with the a.c. signal. A number of extra 
components are shown in the circuit diagram. A 4. 7krt resistor 
inserted between the non-inverting operational amplifier terminal 
and ground was included to balance the input bias currents to the 
operational amplifier, and the offset voltage was nulled by adjusting 
a lOkrt potentiometer which was connected to the 741 offset pins 
and tapped with -15V (derived from the negative power rail) . A 
220nF d.c. blocking capacitor appears in series in the a.c. 
channel, and a 470nF capacitor connected from the d.c. line to 
ground smoothes any ripple on the d.c. level. 
The final design was constructed on a custom-built printed 
circuit board (pcb) and after being fully tested for correct 
operation was housed in a shielded die-cast metal box, together 
with the voltage-controlled relays (section 4.2.4) and the virtual 
earth amplifier (section 4.2.6}, as described later in section 
4. 2. 7. 
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Operational Amplifier Mixing Circuit - implemented 
design 
Therefore, when the relay is off (C6 connected to B6), pole C6 
is at zero potential, the coil has no voltage across it, and the 
multiplexer relays are not activated. Referring to figures 4. 6a 
and 4.6b, the mixed a.c./d.c. signal is sent to the calibration 
capacitor and the output from this component directed to the vea 
and thence to the lock-in amplifier; the sample has only the d.c. 
bias applied across it (one side is grounded). When relay 6 is 
on (C6 connected to A6), pole C6 is at +5V and since this appears 
across the coil the multiplexer relays will close. In this case, 
the a.c./d.c. mixer output is connected to the sample, and the 
resulting signal is sent to the vea (which it must be remembered 
is at approximat-ely·zero potential, ensuring that all of the d.c. 
bias voltage appears acrp~s the sample); the calibration capacitor 
is disconnected. Using a Fluke 8060A Multimeter (voltmeter mode), 
the regulated voltage appearing on pole A6 was measured as +5.2 volts, 
which was within the limits required for the relays to be activated 
by the coil. The operation of the switching circuit was checked 
by probing the input and output terminals with the multimeter 
(ohmmeter mode) to determine the high and low resistance paths for 
each relay in each position; comparing the observed connections with 
the circuit diagram (figure 4.6b) confirmed that the multiplexer 
was functioning correctly. 
4.2.5 Sample chamber 
The construction of a sample chamber should be such that 
a) it provides a firm support for, and easy access to, 
the sample 
b) it ensures good electrical contact with both back and 
top device electrodes 
c) it can be hermetically sealed, with provision for 
evacuation and operation in different gas ambients 
d) it does not corrode or otherwise react when exposed to 
these gases, as this might contaminate the atmosphere 
surrounding the sample 
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e) stray capacitance is minimised by careful design of 
electrical probe geometry, careful screening, etc. 
To meet these criteria, the arrangement shown in figure 4.8 
was constructed. The basic chamber and lid were made of brass 
and were chromium-plated to resist corrosion; a gas-tight seal 
was accomplished by tightening retaining screws on the lid to 
compress a rubber 'O' ring around the chamber. A glass window 
was incorporated into the chamber lid so that devices could be 
exposed to light if desired whilst remaining in the gas atmosphere 
and four gas input/exhaust ports were built into the wall of the 
chamber. All internal fitments were machined from polyteflo-
fluoroethylene (JTFE) blocks or fabricated in stainless steel, 
' . 
the only exception being the brass mounting block needed to make 
good back contact to the samples. 
To calibrate the phase-sensitive detectors accurately, and with 
minimal phase errors, there must be very little difference in 
stray capacitance between the calibration and sample channels. 
This was accomplished by mounting both the sample and the 
calibration capacitor within the chamber and ensuring that the 
arrangement was as symmetrical as possible. Two brass blocks were 
used as conducting ground planes. The sample (already mounted on a 
brass plate to give a good back contact and protection against 
damage) was screwed to one of these blocks, and to the other was 
fastened a turned-pin integrated circuit (i.e.) holder into which 
a range of calibration capacitors, each soldered to a similar holder, 
could be inserted ("piggy-back" style). Electrical connection was 
made to the eapacitor through the i.e. holder by soldering one leg 
to the brass block and another to a shielded wire. The sample top 
contact was made with a gold ball attached to a micro-manipulator 
arm which enabled one of a number of top electrodes to be selected; 
back contact was via the brass base plate. Great care was taken to 
keep lead lengths equal and signal paths symmetrical, and when 
measured with a capacitance meter (Boonton Electronics model 
72BD) the differential stray capacitance between sample and 
calibration channels was very low ('\..{).8 (±0.1) pF). 
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Figure 4.8 Sample chamber 
Figure 4.9 Detail of sample tray, micromanipulator 
arrangement and electrical contacts 
Another notable feature is the design of the sample tray, 
which may be removed from the chamber (figure 4.9). This avoids 
any restriction of working space when mounting the sample and 
attaching the calibration capacitor. Contact to the rest of the 
system is accomplished by 4mm "banana" plugs which are.pushed into 
sockets inside the chamber. A diagram showing the electrical 
connections within the sample chamber is shown in figure 4.10. 
The sample chamber was connected by means of the gas inlet and 
exhaust ports to a vacuum pump, a pressure gauge, a dry nitrogen 
cylinder, and to the output of a signal 8525 Gas Blender. This 
last instrument Was used to mix two gases in a preset ratio so 
that the atmosphere within, the chamber was carefully controlled. 
In addition, two stainless steel trays filled with silica gel were 
placed inside the chamber to absorb moisture; if dry nitrogen were 
pumped into the chamber, samples within could be kept dry without 
having to be removed to a separate desiccator. 
4.2.6 Virtual earth amplifier circuit 
To measure the admittance of a MIS device the a.c. current which 
emerges from the sample chamber and contains the capacitance and 
conductance information must be converted into a complex voltage 
in order to provide a suitable input to the phase-sensitive 
detectors. 
A number of types of circuit may be used to perform the required 
current-voltage transformation. The simplest of these (Fig. 4.lla) 
involves mea;uring the voltage across a large capacitor, C . If 
0 
v. is the a.c. voltage input the sample, v the output voltage and 
l 0 
C the measured sample capacitance, then for the capacitive 
m 
(in-phase) signal component 
v 
0 
v. 
1 
c 
m 
c + c 
m o 
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which if C » c yields 
0 lD 
c 
m 
c 
0 ( ::) (4.3) 
For the conductance (orthogonal) signal component, if G << wC , 
m o 
s irr.ilar 1 y 
G 
m (4.4) 
Although in theory the capacitance and conductance can be determined, 
the large value --of C required to ensure that C 
o m 
and G /w are 
m 
insignificant in comparisqn means that the voltage v 
0 
will be very 
small. (Considering an example where the sample capacitance is 
200pF, C must be at least 20nF and as v. is 8mV rms, v will ·be 
0 1 0 
of the order of 80~V rms). 
Another similar configuration uses a small resistor R0 (>> 1/G ) m 
in place of C (Fi~ 4.llb). 
0 
This circuit is current sensitive 
rather than charge sensitive in that the conductive-current vector 
is in phase with the applied voltage and the capacitive-current 
vector is orthogonal, and a resistor similar in value to the sample 
resistance is used to calibrate the lock-in amplifier. As the 
conductance of a MIS sample is frequency dependent (G/W"-'constant), 
this means that a number of calibration resistors may be needed 
for measurements over a wide range of frequencies whereas the 
charge sensitive circuit requires only one calibration capacitor 
(as sample capacitance"-' constant and is independent of frequency). 
;:.,.. . 
However, the problem of low output voltage is still apparent. 
A better solution is to use a buffer amplifier with capacitive 
feedback which is of the order of the sample capacitance. A 
suitable operational amplifier is the Analog Devices AD48K, a very 
fast, FET-input device which has a d.c. gain of 105 and a unity 
gain bandwidth of lSMHz. 
- 50 -
For the circuit shown in figure 4.12a, 
'v 
0 
v. 
1 
(4. 5) 
where Cf is the value of the feedback capacitance. However, as 
the operational amplifier has a large d.c. gain it is possible that 
the d.c. output level, which is due to current leakage through the 
sample, may latch to the negative supply rail. This can be prevented 
by providing a d.c. feedback loop as in figure 4.12b. 
Unfortunately, the time constant of the circuit is some 2 x 104 
seconds, which is··una·cceptable for fast data acquisition. This 
could be improved upon by,r~ducing the value of the large feedback 
resistor, but such action would introduce an additional feedback 
path for the a.c. signal resulting in unacceptable phase deviations. 
(6) A configuration designed by Boudry and shown in figure 4.13 
reduces the time constant of the circuit by using a different d.c. 
feedback path which includes an additional FET-input operational 
amplifier and a unity gain buffer inverter. The filter circuit 
across the FET amplifier provides low-frequency roll-off and thus 
better stability at low signal frequencies; the values of the filter 
components were calculated to give roll-off at approximately 
0.3Hz (since this is close to the minimum signal frequency which 
can be measured by the lock-in amplifier). The relaxation time 
of this circuit is of the order of tens of milliseconds, which 
is less than that of the rest of the system. The input of the vea 
appears to the sample as a 30Q resistor in series with a 10~ 
capacitor, an~ the effects of these upon the a.c. signal are 
negligable. 
One disadvantage of this circuit is that it can only provide a 
d.c. path for a small amount of d.c. current. This can be seen 
by considering the 741 operational amplifier in the d.c. feedback 
loop of figure 4.13; maximum voltage output = 15V, R = 1010Jl and 
so maximum voltage current = 1.5 nA. Although this is sufficient 
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fo.r the highly-insulating thick Sio2 MIS samples (which will 
have very low d.c. lea.kage) used by Bowlry and for which the 
circuit was developed, it is inadequate for use with more 
highly conducting structures such as Schottky barrier devices or 
those with thin film insulators(_9). Consequently, in the implement-
ation of this circuit, the value of R was reduced to 162MJt 
(this is shown in brackets on figure 4.13) to increase the current 
handling capability by about 60 times. Even so, if it is 
desired to measure samples which have very high d.c. leakage paths 
(e.g. thin, leaky oxi.des or Schottky barrier devices, etc.), the vea 
circuit described here will not function correctly and a charge-
or current-sensing c:onfiguration such as those described in figures 
4.lla and 4.llb will have to be used. 
In practice, the vea was incorporated with the mixing and 
switching circuitry, as detailed in the next section. 
4.2.7 Practical circuit considerations 
In order to ensure that the signal remained at all times as free 
as possible from spurious noise and interference produced by 
external sources and other parts of the system, a number of 
preventitive measures were taken when designing the layout of the 
system and circuit boards. 
Long cables are prone to pick up noise, especially as the signal 
level is small ("-' 8mV rms}, and so all interconnections were kept 
as short as possible. BNC connectors and single-core coaxial cable 
"• 
were used to carry the a.c. signal, even within the circuit box, 
and a common ground was adopted for the shielding; great care was 
taken with circuit layout so as not to produce earth loops. 
These measures are also important to reduce to a minimum frequency-
dependent phase deviations which will be inherent in different 
(6) 
stages of the system due to lead capacitance, non-ideal components, 
stray capacitances, etc. 
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Protection from interference for the signal processing circuitry 
is accomplished by mounting the individual printed circuit boards 
in a shielded die-cast metal box. The circuit as implemented for 
the mixing, multiplexing and virtual earth amplifier stages is shown 
in figure 4.14. This circuit diagram includes details of the 
operational amplifier power supply (stablished ±15V d.c. derived 
from 240V a.c. mains), which was carefully screened from the rest 
of the circuit by a metal plate. The lid of the box was marked 
with a schematic representation of the circuitry enclosed and 
each of the BNC sockets was labelled (figure 4.15). 
4.2.8 The microcomputer controller 
The instrumentation syst~m described in the preceding sections 
. (10) is controlled by a Hewlett-Packard model 85 m~crocomputer via 
a IEEE-488 digital interface. The basic microcomputer comes 
complete with integral screen and thermal printer, and this was 
fitted with a number of options; these include a 16 kilobyte Memory 
Module (giving 32 kilobytes total memory) and plug-in read-only 
memory (ROM) chips, which control the operation of the IEEE interface 
card and the HP9872C Graphics Plotter used to display the results. 
The microcomputer can control a wide range of commercially-
available instruments fitted with a suitable interface by using 
the IEEE-488 data bus(ll), and this avoids having to write machine 
code driver routines to control individual devices. Both control 
codes and data can be transmitted to and from the controller (in 
this case the HP85) and instruments on the bus. These transfers 
are governed by the program being executed by the HP85. All 
programs were ~ritten in the high-level programming language BASIC; 
these are described in detail in the following chapter (section 5.1.4). 
4.3 Summary 
The technique of a.c. admittance measurement using a dual-phase 
lock-in amplifier has been discussed above, and it has been shown 
that the disadvantages inherent in using manually-operated equipment 
may be overcome by utilising a microprocessor to control instrumentation 
for data acquisition and interpretation. In this chapter, we have 
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Figure 4.16 Instrumentation arrangement for automated 
a.c. admittance measurement 
seen how such an admittance measurement system has been developed, 
and have considered in detail the operation of the whole system 
and each of its component parts. A photograph of the complete 
experimental arrangement is shown in figure 4.16. 
Significant improvements have been incorporated into this 
instrumentation system. By careful consideration of sample 
chamber layout and electrical shielding, the problems of stray 
capacitance and noise interference have been greatly reduced. 
Also, by redesigning the a.c./d.c. mixing circuit the equipment 
is able to analyse MLS samples with thin or highly-conductive 
("leaky") insulating layers (e.g. Langmuir-Blodgett films, as 
investigated in chapter~~ and 8), which could not before be 
measured.by this technique. 
The hardware information given here is complemented by chapter 5, 
which considers the operational procedure and software developed 
to both control the measurement of a.c. admittance and to determine 
the surface state density distribution of real MIS devices. 
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CHAPTER 5 SYSTEM PERFORMANCE AND EXPERIMENTAL RESULTS 
5.0 Introduction 
The instrumentation system described in the previous chapter 
uses a microcomputer to automate the collection of a.c. admittance 
data over a wide range of signal frequencies and bias voltages. 
The programs written for this purpose are explained in this chapter 
along with the experimental procedures followed. The development 
of additional software to enable surface state desnity and surface 
potential information to be extracted from the basic admittance 
measurements is also discussed. Finally, the performance of the 
system is reviewed by analysing the surface state spectrum of 
a real MOS device and compa~ing the results with those obtained 
using proven, manual admittance measurement equipment; this 
culminates in a critical appraisal of the application of the 
technique for interface state analysis. 
5.1 Operational procedure and software 
The instrumentation system developed for admittance measurement 
(chapter 4) may be operated in either fixed-frequency, swept-
voltage mode or fixed-voltage, frequency-scanned mode. In each 
of these two programs it is necessary to calibrate the apparatus 
at every new operating frequency to avoid phase errors in the psd 
reading of the in-phase and orthogonal signal components. However, 
the procedure for acquiring the basic C and G data for each point 
on the voltage-frequency map is the same for either mode of 
operation. 
It should be noted that although the system has been developed 
primarily to enable C-w and G-w curves to be quickly obtained 
for N analysis, the swept frequency mode will not be used exclusively. 
ss 
For example, C-V plots can provide valuable information about MIS 
samples which is not available from frequency scans, such as flat-
band voltage, doping density, and insulator charge distribution 
(see section 3.1). 
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5.1.1 PSD calibration routine 
The procedure to set up the lock-in amplifier at each new 
frequency is as follows: 
Step 1 
Step 2 
Step 3 
Step 4 
Step 5 
Set new internal oscillator frequency and 
select appropriate time constant for phase 
sensitive detectors. 
Select calibration capacitor and run "AUTOSET" 
routine (which zeroes Channel 2). 
Read and calibrate Channel 1 (in terms of 
cal~bration capacitor value). 
Apply -rr/2 phase shift (exchanges channels). 
~ . 
Read and calibrate Channel 2 (psd channels are 
now set up so that Channel 1 displays G/w and 
Channel 2 reads C) 
If this procedure is being run as part of a voltage-scan program, 
the sample will now be switched in, the d.c. voltage generator 
will be swept between the limits set and the C-V, G-V readings 
taken (c.f. manually-operated system, section 4.1). However, if 
in swept-frequency mode the voltage will already have been fixed 
at the required value and the above routine will be repeated at 
each programmed frequency in order to record the C-W and G-W 
data. Further details of the programs are given in section 5.1.4. 
5.1.2 Data acquisition 
Information.is displayed on each of the psd channels as a 
voltage representing either the conductive or capacitive component 
of the signal coming from the sample chamber; these voltages must 
be converted to the equivalent C and G/w values before further 
processing. 
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These data are obtained for each point by the following 
procedure: 
Step 1 
Step 2 
Step 3 
Read Channel 1 and Channel 2. 
Convert readings to G/w and C values. 
(for frequency-sweep mode only) Calculate 
parallel G C values p' p 
For both modes of operation (C-V, G-V and C-W , G-W) it is 
necessary to measure C and G at every frequency with the sample 
biased into strong accumulation, as these data are needed to calculate 
Gp and Cp (from which the interface state details are extracted, 
as described in section .:? -,2. 2) • 
When operating in voltage-scan mode, the information is stored 
as measured conductance (G ) and capacitance (C ) against voltage 
m m 
at fixed frequency. In the frequency-scan mode, the values are 
converted into GP and Cp versus frequency for a fixed bias 
voltage, and are recorded in this format. 
The programs for both C-V, G-V and C-w, G-W operation are listed 
in Appendix A, and are described more fully in section 5.1.4. 
5.1.3 Analysis of data and N determination 
ss 
Stored values of C and G versus bias voltage can be plotted 
m m 
directly, or in reciprocal capacitance-voltage form. This enables 
general information about the sample or more specific parameters, 
:.. ' 
such as flat-band voltage, doping concentration and insulator fixed 
charge, to be calculated (see section 3.1). By comparing the 
C-V curve for a voltage ramped from accumlation to inversion with 
a similar curve for a sweep from inversion to accumulation, the 
hysteresis associated with the sample may be inspected (this gives 
an indication of the amount of mobile ionic charge in the insulator; 
see section 3.1.2). 
- 57 -
Data gathered from swept-frequency experiments are analysed 
using the a.c. conductance technique described in section 3.2.2. 
The maximum G /w point (G /w) and the corresponding C. are p p max p 
determined by inspection of the G-W, C-W plot; the variance crg 
of the conductance curve is determined by recording the G /w p 
value for a frequency ten times or one tenth of the peak frequency 
(whichever is more appropriate for the data plotted) and 
referring to tables(l). From this, the statistical function 
fN(crg) can be extracted, and with knowledge of the top electrode 
area A and other device parameters (doping concentration, 
semiconductor permittivity, oxide capacitance, temperature) the 
density of surfa·ce states, N , and the corresponding value of 
ss 
surface potential, ~ , maj be calculated from equations 3.21 and 
s 
3.24. 
Repeating this data analysis procedure for G-w, C-w curves 
recorded for a range of bias voltages where a G /w peak can be p 
found enables the ~ -Vb. relationship to be investigated and 
s 1as 
the distribution of interface states across the semiconductor 
bandgap to be determined. The programs for curve plotting and 
calculation of N and ~ are detailed in section 5.1.4 and 
ss s 
Appendix A. 
5.1.4 Software 
The five main prqgams which were written for instrumentation 
control ("VSCAN" and "FSCAN"), results plotting ("VPLOTm" and 
"FPLOTp") and data analysis ("NssCAL") are listed in Appendix A. 
Other rout ill€-~ were developed for testing· the instrumentation 
operation, for l/C2 vs. V plotting and for hysteresis measurements, 
but as these are either very similar to the main programs (for 
example, the hysteresis program is essentially a routine to run 
"VPLOTm" twice - once from +V to -V and again from -V to +V) or 
not of particular interest, their listings have been omitted. 
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Each major program is described briefly below. Device addresses 
are defined as: 
Address 705 - Hewlett Packard 9872C Graphics Plotter 
706 - Brookdeal 5206 Two-Phase Lock-In Amplifier 
707 - Time Electronics 9814 Voltage Calibrator 
709 - Hewlett Packard 59306A Relay Actuator 
Programe "VSCAN" : This program applies a voltage ramp at a fixed 
frequency and records values of Cm and Gm versus Vb. 1as. 
Lines 10-110 
Lines 120-255 
Lines 260-280 
Lines 290-350 
Lines 360-380 
Lines 400-440 
Lines 450-470 
Lines 500-520 
Lines 550-570 
Lines 600-610 
Line 620 
Lines 640-650 
Lines 750-770 
Lines 790-810 
Initialise IEEE-488 interface and devices, 
set timeout, and dimension arrays 
Display screen prompts and input system 
parameters (frequency; ··accumulation voltage 
and time; voltage ramp limits, speed and 
step size; Channel 1 XlO on/off; calibration 
capacitance; results display/storage details). 
Run "AUTOSET" routine for calibration 
capacitor at 1kHz to set up lock-in amplifier. 
Select programmed frequency and prompt for 
(manual) set-up of time constan~ . Calculate 
settling time (Tms) between readings (depending 
upon time constant, sweep speed). 
Run "AUTOSET" at selected frequency. 
Disable front panel controls, wait for T ms, 
read Channel 1 and calibrate (in pF). 
Invoke -n/2 phase shift and wait until 
settled. 
Read and calibrate Channel 2 (pF). 
Set up microcomputer key kl (subroutine 9900), 
switch Relay 6 to select sample. 
Apply accumulation voltage and wait for time 
selected. 
Read Channel 1 and Channel 2, returning 
values of Cm and Gm and calculating Cox and 
Rs (subroutines 8500, 9600). 
Set up voltage ramp, start ramp and read 
Channel 1 and Channel 2, returning values 
of Cm and Gm and calculating corresponding 
Cp and Gp (subroutines 8600 or 8700, 8800, 
8500, 9700) until ramping finished. 
Switch out sample, remove phase shift and 
re-enable front panel controls. 
Send zero volts and call file storage routine 
if selected (subroutine 9550). 
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Lines 820-870 Display Gp/W peak, corresponding Cp and 
V bias, Rs and Cox if required. 
Line 1000 End. 
Subroutine 7550-7520 Output to internal printer (if called from 
subroutine 8500). 
Subroutine 8300-8350 Calculate parameters and send to lock-in 
amplifier to set up frequency selected. 
Subroutine 8500-8560 Read Channel 1 and Channel 2. Return Cm, 
G~ ~and store in arrays. Print data if 
required (subroutine 7500), calculate Rs 
and Cox if in accumulation ~ubroutine 9600) 
or Gp/W and Cp (subroutine 9700). 
Subroutine 8600-8650 Sets up -ve voltage ramp and calls voltage 
output and reading routine (subroutine 8800). 
Subroutine 8700-8750 Sets up +ve voltage ramp and calls voltage 
output and reading routine (Subroutine 8800). 
Subroutine 8800-::~840 Sends voltage, waits for selected delay 
time and calls reading subroutine (8500). 
Subroutine 9000-9090 lnRut/output routine for lock-in amplifier. 
Subroutine 9200-9220 
Subroutine 9300-9360 
Subroutine 9500-9545 
Subroutine 9550-9590 
Subroutine 9600-9640 
Subroutine 9700-9750 
Subroutine 9900-9920 
Do serial poll; check for previous command 
done. Output command, read incoming data 
(if any} and check for command done. 
Serial poll routine (called from subroutine 
9000). 
Temporary pause in execution (set up in 
subroutine 9900 and called when key kl 
on microcomputer pressed). 
Prompt filename, create data file and store 
frequency value. 
Store Cm, Cm and V arrays in data file. 
Calculate Rs and Cox from Cm and Gm in 
accumulatiqn (called from subroutine 8500). 
Calculate Gp/W and Cp and determine Gp/Wmax 
(Called from subroutine 8500). 
Set up microcomputer key kl for temporary 
pause function. 
Program "FSCAN" : This routine is similar to "VSCAN", but records 
Gp/w and Cp at different frequencies for the same bias voltage. 
Many subroutines are identical to those for "VSCAN", and shall not 
be described in detail. 
Lines 10-115 ·· · 
Lines 120-256 
Lines 260-280 
Lines 290-340 
Initialise IEEE interface and devices, 
dimension data arrays. 
Display screen prompts and input system 
parameters (frequency scan limits and 
increments; accumulation voltage and time; 
measurement voltage; time between readings; 
Channel 1 xlO on/off; calibration capacitance; 
results display/storage details). 
Run "AUTOSET" on calibration capacitor at 
1kHz to set up lock-in amplifier. 
Select initial frequency, calculate settling 
time (Tms) and time constant. 
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Lines 350-370 
Lines 380-400 
Lines 410-450 
Lines 460-480 
Lines 500-520 
Lines 550-610 
Line 620 
Lines 630-640 
Line 650 
Lines 750-780 
Line 790 
Lines 800-840 
Lines 850-890 
Line 1000 
Subroutine 7000-7040 
Subroutine 7100-7140 
Subroutine 7500-7520 
Subroutine 8300-8390 
Subroutine 8500-8540 
Subroutine 9000-9090 
Subroutine 9200-9220 
Subroutine 9300-9360 
Subroutine 9500-9545 
Subroutine 9550-9590 
Subroutine 9600-9640 
Subroutine 9700-9750 
Subroutine 9900-9920 
If not at initial frequency, calculate and 
send new frequency. 
Wait until settled, then run "AUTOSET" at 
set frequency. 
Disable front panel controls, wait for T ms, 
read Channel 1 and calibrate (pF) . 
Invoke -TI/2 phase shift and wait until settled. 
Read and calibrate Channel 2 (pF). 
Set up key kl, switch Relay 6 to select 
sample, apply accumlation voltage and wait 
for selected time. 
Read Channel 1 and Channel 2, returning values 
of Rs and Cox (subroutinea 8500, 9600) 
Apply measurement voltage and wait until 
settled. 
Read Channel 1 and Channel 2, returning 
values of Cp and Gp/w. 
Switch out sample and remove phase shift. 
Repeat measurement procedure for next 
frequency (i.e. go back to step 350). 
Re-enable front panel controls, send zero 
volts, call file storage routine if selected 
(subroutine 9550). 
Display Gp/W peak information, Rs and Cox 
End. 
Calculate logarithmic frequency increment. 
Calculate linear frequency increment. 
Output to internal. printer. 
Calculate parameters for frequency and time 
. constant and send to lock-in amplifier 
Read Cm and Gm/W and calculate Rs and Cox 
in accumulation (subroutine 9600) or Cp and 
Gp/w (subroutine 9700). 
Input/Output routine for lock-in amplifier. 
Serial poll routine. 
Temporary execution pause. 
Create data file; store measurement voltage. 
Store Gp/W, Cp and F arrays in data file. 
Calculate Rs and Cox from Cm and Gm/W in 
accumulation. 
Calculate Gp/W, Cp, F at measurement voltage 
and store in arrays; determine Gp/w max. 
Set up key kl for temporary pause. 
Program "VPLOTm" : This program retrieves Gm, Cm and V information 
from a "VSCAN" data file and produces a plot of Cm and Gm/w versus 
vb. ~as. 
Lines 5-9 
Lines 10-16 
Lines 20-40 
Initialise plotter and prompt for data file 
name. 
Assign file as input; read frequency and 
calculate w. 
Read in Gm, Cm and V data and determine 
maximum values of Gm/w and Cm. 
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Lines 50-55 
Lines 60-95 
Lines 100-152 
Lines 153-157 
Lines 160-210 
Lines 220-230 
Line 250 
Calculate scales for V, Cm, Gm/W. 
Scale, draw and label x-axis and y-axis 
for Cm data. 
Read deta and plot Cm versus Vbias. 
Scale, draw and label y-axis for Gm/W data. 
Read data and plot Gm/W versus V bias. 
If another plot is required, go back and 
complete plot. 
End. 
Program "FPLOTp" Plots Gp/w and Cp versus frequency from "FSCAN" 
data stored on file. 
Lines 
Lines 
Lines 
Lines 
Lines 
Lines 
Lines 
Lines 
5-15 
20-35 
40-100 
105-190 
200-230 
250-320 
325-360 
440-450 
Dimension data arrays and initialise plotter. 
Prompt for filename; assign file as input 
and read measurement voltage. 
Read Gp/w, Cp and f data into arra.::1s and 
determine maximum values of Gp/w and Cp. 
C~lculate scales for log f, Gp/w and Cp. 
Scale , draw and label x-axis and y-axis 
for Gp/w data. 
Read data arrays and plot Gp/W vs.f. 
Scale, draw and label y-axis for Cp data. 
Read data arrays and plot Cp vs.f. 
Prompt for another plot er another copy. 
Execution terminated at line 450 if no more 
plots required. 
Program "NssCAL" : This routine calculates Nss and "l/Js from data 
acquired from analysis of Gp/w- w curves. 
Lines 10-60 
Line 70 
Lines 80-130 
Line 140 
Line 150 
Lines 160-20cr · 
Enter device details (semiconductor 
permittivity, doping concentration, temper-
ature, top electrode diameter) and copy to 
internal printer. 
List of constants (k, q, Eo). 
Prompt for plot details (plot reference, 
voltage, frequency and value of peak Gp/w 
and corresponding Cp, variance function). 
Calculate surface potential <ws) in eV 
Calculate surface state density (Nss) in 
cm-2 ev-1. 
Print results and go back to enter details 
for next point. 
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5,2. Performance Assessment and Results with real MOS device 
To ensure that the micrcomputer-controlled a.c. admittance 
instrumentation was functioning correctly and that an accurate 
determination of interface state density and surface potential 
was being obtained, the errors associated with the calculations 
and measurements were investigated (see section 5.2.1). 
The operation of individual instruments in the system was 
tested with simple diagnostic equipment (signal generator, 
digital multimeter and oscilloscope as appropriate) and it was 
observed that e~ch was functioning correctly (see section 4.2). 
In addition, the system ~s a whole was checked by performing 
C-V, G-V and C-w, G-w studies on a thick oxide MOS capacitor 
and comparing the results with those obtained for analysis of the 
same device with a manuala.c. admittance bridge (sections 5.2.2. 
and 5.2.3). The different measurement techniques are reviewed 
in section 5.2.4. 
5.2.1. Accuracy of measurement 
Referring to section 3.2.2., the degree of accuracy to which 
N and ~ can be determined depends upon the errors in measuring 
ss s 
the parameters from which_ these values are calculated. 
Re-writing equations 3.21 and 3.24: 
N = 
ss 
~s kT 
-+ q 
2 qe: e: NdA 
r o 
2 2(C -qAN ) p ss 
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(5 .1) 
(5.2) 
Errors on k, q,E ,E 
o r 
These values are all constants (k =Boltzmann's constant, 
q = electronic charge, E = permittivity of free space, 
0 
E 
r 
dielectric constant of silicon), and so the error associated 
with them is zero. 
Error on T 
0 All experiments were performed at room temperature (28S-29S C), 
which was measured to an accuracy of ±O.S°C. Therefore, the 
maximum possible· error in de terming T was 'V 0.17 S% (±O. S°C on 28. S°C) , 
which is negligable com-p~r;ed with the errors on other readings (see 
below) . 
Errors on A A2 
' 
For all MIS devices used in surface state analysis experiments, 
the same evaporation mask was used for top electrode depositinn. 
The diameter of each top electrode was nominally 1.2Smm ±O.Olmm 
(a micrometer was used to measure the diameter of the drill bit 
used to machine the holes in the mask), but after careful 
examination of deposited electrodes with a travelling microscope, 
it was found that a small deviation in contact size was observed 
due to inconsistancies in machining and non-uniformity of the 
contacts evaporated onto the sample. As a result, the practical 
diameter of electrodes was taken as 1.2Smm ±0.02Smm, giving an 
error of 4% on device area, A, and 8% on A2 . 
Error on Nd 
The semiconductor doping concentration, Nd' is determined by 
examining C-V curves and referring to tables ( 2); as an additional 
check, a plot of l/C2 vs. V in depletion may be used to find Nd 
(section 3.1.3). C . and C (=C ) for C-V curves may be 
m1n max ox 
measured very accurately by retrieving the original data stored 
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for the C-V run, and the C . /C ratio can be calculated to 
m~n ox 
±1%; from tables, Nd may be determined to ±3% or better. 
2 From the slope of 1/C vs~ V response, Nd can be found from 
equation 3.5 with an accuracy of approximately ±7%. 
Errors on (~ /w) , Cp p max 
These are measured from G /uc -w and Cp-W plots, and errors p 
are typically ±0. 5rnm on lOOnun (i.e. ±0. 5%}. Two measurements 
from each plot are needed to calculate absolute values (i.e. readings 
must be scaled), resulting in a total error of ±1% on each 
calculation of (Gp/w) and corresponding Cp. 
mru<_ 
After calculating curve variance 0 from (Gp/W) and Gp/w g max 
at ten times or one tenth of the maximum frequency, fN(ag) may 
be found to an accuracy of ±2% or better. 
Errors on determination of N and l/J 
ss s 
Using the error values calculated above, the accuracy of surface 
state density, N , is determined from equation 5.1 to be approximately 
ss 
±6% or better. For equation 5.2, the percentage error on the 
second term is 15% at worst, and therefore the total error varies 
with the magnitude of l/J due to the constant first term (kT/q). 
s 
This variation may be summarised approximately as follows: 
For 0.03eV <l/J > 0.05eV, error 'V 1% - 7% 
For 0.05eV <l/Js> 0.1 eV, error 'V 7% 10% 
For 0.1 eV <lfJS> 0.2 eV, error 'V 10% - 13% 
For 0.2 eV <l/JS> 0.8 eV, error 'V 13% - 14% 
s 
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These error assessments were applied to all subsequent 
determinations of N and ~ . However, it should be noted 
ss s 
that these values apply only to absolute calculations of 
interface state density and surface potential. In practice, 
since only the relative position of these values is important 
when measuring the distribution of surface states, the effective 
errors will be for less. Because the same sample is being 
used for each evaluation of N and ~ the values of Nd, A 
ss s 
and A2 will be constant, and errors in their calculation will 
not affect the relative positions of the points plotted on a 
graph of N versus ~ (see section 5.2.2). Consquently, the 
ss s 
Nss- ~s relationship is known more accurately; by inspection 
of equations 5.1 and 5.2, N is determined to within ± 2% and 
ss 
~ to ±4% or better. 
s 
5.2.2. Characterisation of "standard" MOS Device 
To test the correct operation of the automated instrumentation, 
a sample was prepared as described in Appendix Bl by depositing 
Pd top electrodes onto a 105nm thick layer of Si02 on bulk n-type 
silicon to which ohmic back contact had been made (sample Nl). 
Measurements were carried out on this sample to determine the 
doping density Nd and the interface state density distribution 
N across the bandgap. 
ss 
The C-V relationship at 100kHz for this device is shown in 
figure 5 .1. The maximum and minimum values of capacitance are 
157.0pF and 401.2pF, giving a Cmin:Cmax ratio of 0.390. From 
tables ( 2), this corresponds to a doping density of approximately 
2.4 x 1015 cm-3 (=2.4 x 1021 m-3). 
The corresponding 2 1/CD vs V plot for these data around the 
depletion region is presented in figure 5.2. It can be seen that 
in depletion the points lie on a straight line. From the slope 
of this line, the average doping density was determined as 
5 -3 21 -3 described in section 3.1.3. to be 2.8 x 10 em (= 2.8 x 10 m ) , 
which is in close agreement with that found using the C . :C 
m1.n max 
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Figure 5.2 Plot of 1/c0
2 
versus bias voltage at 100 kHz for 
thick oxide MOS device (Sample Nl) 
technique. The value of doping density used in further 
calculations was the average of these two results, i.e. 
. 15 -3 21 -3 Nd = 2.6 x 10 em (= 2.6 x 10 m ). 
The interface state density distribution was determined by 
performing a number of automated swept-frequency/constant-bias 
runs and recording the capacitance and conductance responses. 
Figure 5.3 depicts some of the resulting Gp/w - f plots obtained 
from these sweeps; only eight of the total fifteen curves are 
shown for the sake of clarity. After finding the height and 
position of the.Gp/w peak and determining the curve variance 
and Cp value at (Gp/w) (as described in section 5 .1. 3) for 
max 
each graph, the ··' t/J - V and N t/J · relationships were 
s bias ss s 
plotted. 
In figure 5.4 the variation of surface potential with applied 
bias is shown. The shape of this curve agreed closely with the 
. (2) 
theoretical data computed by Goetzberger ·for a device of 
similar oxide thickness and doping density, with only a lateral 
shift observed (which is attributable to trapped charge in the 
oxide); th±s gave a good indication that the system was operating 
correctly (or, at least, producing reasonable results!). By 
measuring tjJ from the curve rather than from the individually-
s 
calculated readings, any possible errors due to surface potential 
fluctuations (see section 3.2.2) may be minimised. 
Having determined t/J~ in this way, the interface state density 
·o 
distribution was plotted against energy position in the silicon 
bandgap (this may be obtained by evaluating the Si Fermi level, 
kn . . '":. . d (3) d 1 . ow1ng Lmpur1ty concentrat1on an temperature , an re at1ng 
to t/Js; t/Js =¢at the Fermi energy). The resulting graph appears 
as figure 5.5. This shows that the surface state density in the 
upper half of the silicon bandgap varies betw~en approximately 
3 x 1al1 em - 2 eV-l and 5 x 1011 cm-2 ev-\ this is of the same order 
as N determinations by other researchers ( 4 , 
ss 
5' 6) 
using the 
conductance technique and other methods. The inverted-V shape 
of the· curve is characteristic of oxides grown in dry oxygen (7)' 
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which have a high interface trap density distribution across the 
silicon bandgap. This may be reduced, as discussed later 
(section 6.3.3), by annealing the sample. 
Although the results presented above, obtained with the 
microcomputer-controlled measurement system, were in agreement 
with the work of other researchers, it was felt necessary to 
verify the accuracy of the system conclusively by performing 
similar experiments with a manual system as described in 
section 4.1. 
5.2.3 Checking results with manual system 
Using the experimenta'I·'arrangement shown in figure 4 .1., a 
number of manual C-V, G-V runs (section 4.1) were carried out on 
sample Nl (a 105 nm oxide Pd-Si02-Si MOS capacitor; see section 
5.2.2) over a range of signal frequencies between 100Hz and 
100kHz. From this information, C and G were measured at 
m m 
O.lV intervals for each frequency and these data used to 
co~ruct a G /w versus frequency graph. At the peak conductance p 
value, C and G jw were calculated and the corresponding N and p p ss 
ljJ determined. 
s 
The resulting plots are shown as figures 5.6 (G fw vs. f) p 
and 5.7 (N vs. ljJ ); for each graph the manually-determined 
ss s 
points are superimposed onto the curves obtained previously 
with the automated system so that a direct comparison may be 
made. It can clearly be seen that there is very close agreement 
between the two sets of data; this verifies the ability of the 
microprocessor-controlled system to accurately measure a.c. 
admittance and to correctly calculate the interface state 
density versus surface potential information from the data 
thus obtained. Moreover, the advantages of the automated system 
in terms of efficiency of data collection and interpretation are 
clearly demonstrated when compared with the number of manual 
C-V/G-V plots required to extract the same information. 
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5.2.4. Critical Appraisal of N - ·~ determination methods 
ss s 
The most accurate method of interface state density evaluation 
(4) is the conductance technique of Nicollian and Goetzberger , 
as discussed earlier (section 3.2.2), and this has been confirmed 
experimentally by these and other researchers ( 4 , 8 • 9). 
However, care must be taken when applying this technique to 
investigate the interfacial properties of practical devices, 
due to the problems associated with taking measurements over a 
range of frequencies. 
The conventional approach of performing a number of bias voltage 
scans at different frequencies is obviously wasteful as only a·-
small amount of the information gathered for each scan will be of 
use; only those points where there is a parallel conductance peak 
within the frequency range of the equipment are required to 
calculate N and ~ . By performing a frequency scan whilst 
ss s 
maintaining constant bias, this redundancy may be reduced, but the 
equipment must be recalibrated at each new frequency and a 
protracted curve-fitting procedure must be followed. The S . (10) 1mmone 
method simplifies this somewhat, but still requires the G /w p 
peak magnitude and frequency to be determined (see section 3.2.2). 
It has been suggested (ll) that this technique may be improved 
by evaluating the conductance peak in the voltage domain, adjusting 
the frequency by a factor of 5 at the peak bias, and then finding 
the new value of G /w , the information obtained being equivalent p 
to that extracted from a frequency scan at the peak bias value. 
Howeve~ although these data may be acquired without the need for 
~. 
repeated recalibration of equipment, as frequency is only changed 
once, there is no proof that the conductance peak observed for a 
voltage scan at fixed frequency will be the same as the peak 
obtained from a swept-frequency experiment. 
Figure 5.8 shows the relationship between G /w , Vb. and p 1as 
frequency determined experimentally by performing a number of 
voltage sweeps at fixed frequency on a metal-oxide-semiconductor 
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Figure 5.8 G /w - vb. - log f relationship for thick oxide p ~as 
MOS device 
device (sample Nl). From this plot, it can be seen that a 
conductance peak identified from a voltage scan is not necessarily 
the peak value when operating in swept-frequency mode. For 
example, the G /w peak for a swept-voltage experiment at 2kHz p 
is at -0.2V; however, the conductance peak obtained from a 
frequency scan at -0.2V is not positioned at 2kHz but at 40kHz. 
Therefore, in order to correctly identify the conductance peak for 
N and ~s determination it is essential to perform a frequency 
ss 
scan and follow the curve-fitting procedure described earlier. 
Unfortunately, there is no short-cut to obtain the required 
data, although it is possible to define a range of bias voltages 
for which a conductance peak will be observed when a frequency 
scan is performed. · This is done by executing a high-frequency 
and a low-frequency voltag~ scan and recording the voltage at 
which the G /W peak appears in each case; frequency sweeps at 
p 
bias voltages between these limits will ensure that a peak is 
detected. 
One further problem which occurs when measuring MOS structures 
is the need to correct the measured values of conductance and capacitance 
for the effects of oxide capacitance C and series resistance R . 
ox s 
C may be considered to be constant (as the oxide permittivity is 
ox 
virtually frequency-independent), but R may vary considerably with 
s 
frequency (section 3.2.2). This is particularly important in 
conductance measurements, as failure to compensate for series 
resistance can result in non-detection or incorrect identification 
of peak location and magnitude. Figures 5.9(a) and 5.9(b) show 
the high- and low-frequency variation of C -V and G /w-V curves 
•. p p 
calculated with a range of R values compared with the correct value 
s 
obtained from measurement in accumulation. It is clear that 
correct peak location is not possible without this information, 
as in the cases where R is either too large (and the peak height 
s 
is reduced, if apparent at all) or too small (where the values of 
Gp/w in accumulation are larger than the peak heigh.t); this is 
reinforced by the plot of series resistance versus frequency in 
figure 5.10 which shows that series resistance varies inversely with 
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frequency (which would be expected, since conductance is generally 
proportional to frequency), although this relationship is 
slightly non-linear. 
In conclusion, then, it has been shown that in order to apply 
the conductance technique of Nicollian and Goetzberger, it is 
necessary to obtain the parallel conductance peak in the frequency 
domain as originally propounded; furthermore, the series resistance 
must be calculated at each new measurement frequency so that these 
conductance data may be correctly extracted from the measured 
readings as described in chapter 3 (section 3.2.2.). This 
procedure was fellowed for all interface state results presented 
in this thesis. 
5.3 Summary 
The instrumentation system developed in this work for a.c. 
admittance measurement and evaluation of surface state density of 
MIS devices has now been considered in detail. Chapter 4 described 
the hardware improvements made, and the present chapter has examined 
the software routines written to control the equipment and to 
process data. 
The operational procedures for correct surface state analysis 
have been discussed, and the system has been proved capable of 
determining this information accurately. This was achieved by 
calculating the N - w relationship for a practical MOS device; 
ss 's 
the results obtained with the novel, automated system agreed very 
closely with the values calculated from similar experiments carried 
out on manual admittance measurement equipment. A detailed study 
of the method of calculating the surface state spectrum from 
admittance data has been presented, and the possible sources of 
error indicated; by careful analysis of results, these may be 
eliminated. 
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The automated system offers a great advantage over similar 
manual systems in that there is a large saving.in operator time 
and effort; it is now possible to calculate the distribution of 
states at the insulator-semiconductor interface of a MIS 
structure in a matter of hours instead of days. In the following 
chapter ., this system will be exploited to perform detailed 
analysis of the influences of different gases and of various 
sample treatment processes on the· surface state density of 
palladium-gate MOS devices. 
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CHAPTER 6 GAS EFFECTS ON PALLADIUM GATE MOS STRUCTURES 
6,0 Introduction 
When a gas comes into contact with a metal-insulator-semiconductor 
structure, any resultant change in the electrical properties of the 
device will be reflected in the capacitance-voltage characteristic. 
Considering the basic MIS device of figure 6.1, three possible 
areas of influence may be identified. In the case where gas 
affects only the top electrode metal and metal/insulator region 
it is likely that the work function of the device will change, 
resulting in a .lateral shift in the C-V response (figure 6. 2a) 
as considered in section 2.1.3. Should the gas influence 
the insulator properties (e.g. by altering insulator permittivity), 
the value of capacitance will be altered (as C = AE/d; equation 3.6) 
and there will be a correspondning change in the vertical curve 
position (figure 6.2b). Alternatively, or in addition to either 
or both of the above, if the gas penetrates to the insulator/ 
semiconductor interface then surface states may be created or. 
removed. This may result in a change in both the vertical and 
horizontal C-V characteristic (figure 6.2c), as discussed in 
section 3.2.1, and so the effect on surface states may only be 
fully quantified by the analysis technique introduced in chapter 
3 (.sect ion 3 . 2. 2) . 
The most extensively researched metal/gas system is that of 
palladium and hydrogen. A number of recent publicatio~l-4 ) 
have reported on the effects of hydrogen gas on MOS structures 
based on silicon/silicon dioxide with palladium metal top electrodes; 
some workers (S-l) have utilised this combination as a practical 
hydrogen sensor. There is a difference of opinion as to the 
degree of hydrogen interaction with Pd/Si02/Si devices. It is 
not clear whether the gas influences just the metal-insulator 
surface or permeates the insulator and changes the distribution 
of states at the Sio2/Si interface; the possible mechanisms are 
considered in more detail in section 6.1. 
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Figure 6.1 Basic MIS Structure 
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Figure 6.2 Possible effects on c-v characteristics of gas 
interaction with various regions of MIS device 
The equipment developed for MOS surface state analysis in 
different gas atmospheres has been used in an attempt·to resolve 
this controversy, and the resulting effects of hydrogen gas 
on device properties are discussed below. Preliminary experiments 
carried out with other gases are also reported. 
6.1 Hydrogen Interactions with Pd-gate MOS devices 
Depending upon its oxide thickness, d , a Pd/Si02/Si device OX 
may behave as a Schottky diode (d <Snm) or as a MOS capacitor 
OX 
Although the precise nature of the physical (d 
OX 
>lOnm) . 
processes involved in the adsorption and desorption of H2 is 
not clear, it is now well established that exposure to the gas 
will result in a change~n metal work function, altering the 
effective barrier height of the Schottky diode or the flat-band 
voltage, VFB' of the MOS capacitor (figure 6.3); this is the 
. . 1 f . f . 1 d (S-?) h. h pr1nc1p e o operat1on o some pract1ca etectors w 1c 
are capable of measuring very low concentrations of hydrogen. 
It is also thought that the hydrogen may change the density of 
Si02/Si surface states in some way. 
be consdered below. 
6.1.1 Work function changes 
These two mechanisms will 
. (8-11) The flat-band voltage shift mentioned above has been attr1buted 
to the catalytic dissociation of adsorbed H2 gas at the palladium 
surfa.ce. It is believed that a fraction of the hydrogen atoms 
produced migrate through the metal to the Pd-Sio2 interface, where 
they form a dipole layer, their electrons being displaced slightly 
towards the top elec trade (figure 6. 4, (a))· Consequently, the 
effective work function of the palladium is altered, and this is 
observed as a lateral shift towards negative voltage in the C-V 
and G-V responses of the MOS capacitor, as demonstrated in 
figure 6.5. This shift may be considered as a result of the 
dipole attracting negative charge to the Pd-Si02 surface. In 
an n-type device this will have the e.ffect of producing accumulation 
of electrons under zero bias conditions, and the rise in capacitance 
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Effects of hydrogen-induced dipole layer on c-v 
response of Pd-MOS capacitor 
will correspond to a shift of the C-V curve towards inversion 
(figure 6. Sa); a p-type device will be pushed into depletion, 
as holes will be repelled by the dipole, and the voltage shift 
will be in a similar direction (figure 6.5b). 
Other researchers have shown that the situation may be more 
. (12 13) compl~cated ' , the flat-band voltage shift arising from 
both a metal work function change and an effect due to hydrogen 
trapping in the oxide itself. This action has been attributed 
+ 
to the absorption of H ions (protons) in the first few atomic 
layers of the oxide (figure 6.4,(b)); the protons diffuse through 
- + the structure until they bind to a SiO Na defect, resulting in 
a negative shift of the C-V response and flat-band voltage. The 
instabilities introduced by 'this hydrogen-induced drift may be 
largely overcome by introducing an intermediate insulating layer 
(e.g. alumina) between oxide and metal before top contact 
(13) deposition 
V k (14, 15) h h ery recent wor suggests t at t e MIS structure may 
behave as a solid electrochmeical cell; however, this theory has 
yet to be fully reported and is not widely acknowledged at present. 
6.1.2 Changes in surface state distribution 
The theory outlined above assumes that the VFB shift is due 
solely to the dissociation of adsorbed H2 and associated effects, 
and does not consider any possibility of hydrogen atoms migrating 
through the oxide and influencing the Sio2/Si interface states. 
However, on th~.basis of experiments with Schottky diode devices, 
k f 1 . 1 . (16-20) . . some wor ers avour an a ternat~ve exp anat1on : ~t ~s 
believed that hydrogen alters the population of carrier trapping 
centres at the silicon/silicon dioxide interface. Two possible 
effects which would result in the observed lateral shift in the 
C-V response are the introduction of donor states or the removal 
of acceutor states. Keramati and Zemel (ll, lS} have made 
measurements on thin tunnelling oxide devices and have proposed a 
model which suggests that two donor levels are introduced by 
hydrogen action (at 0.4 eV and 0.6 eV below the conduction band 
edge). Although other workers have produced evidence to support 
- 75 -
this surface state model (l6 , 19}, it has been noted ( 20) that it 
does not account for the surface state density reduction which 
results from low temperature annealing in H2 gas. Furthermore, 
it cannot explain the fact that a lateral voltage shift is 
observed for thick oxide devices in which hydrogen is highly 
unlikely to penetrate to the oxide-semiconductor interface at 
all. 
By making use of the automated admittance measurement system 
described in chapters 4 and 5 to perform surface state analysis 
of Pd-gate MIS devices, the mechanisms of hydrogen interaction may 
be more clearly understood. 
6.2 Experimen,tal Details 
Two Pd/Si02/si structures were prepared using n-type silicon 
wafers with oxides grown in dry o2 at 1100°C to thicknesses of 
105 (±2.5)nm and 12 (±l)nm, as measured by ellipsometry (samples 
Nl and N2). Back contacts of 20 nm Au/Sb alloy were deposited by 
evaporation and heat-treated in dry N2 for 2 minutes at a 
. temperature of 400°C to ensure that they were ohmic. Top 
electrodes of 20 nm Pd were evaporated onto each sample through 
a mask of 1.25 (±0.025) mm diameter holes. Full details of 
device history and treatment appear in Appendix Bl. After 
preparation, the slices were kept within a desiccator in a dry 
N2 atmosphere to avoid any moisture absorption. 
Preliminary experiments were carried out to determine the time 
required to saturate the devices when exposed to hydrogen at room 
temperature. This was accomplished by measuring the capacitance-
voltage charaeteristics of the samples in air and monitoring the 
change after evacuating the chamber and subsequently introducing 
0.8% H2 in N2 at atmospheric pressure. The lateral shift in the 
C-V response was observed, and when no further change was recorded 
the device was deemed to have reached saturation; this was after 
approximately 30 minutes for both samples. In all subsequent 
evaluations of surface state density in hydrogen, a 0.8% H2 :N2 
concentration was used, and the above procedure was followed to 
ensure that the sample was completely saturated. After exposure 
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to the gas mixture the chamber was flushed with_ dry nitrogen and 
opened to air; the recovery time (typically 2 to 3 hours) was 
recorded by observing the C-V shift as before. All experiments 
reported in this work were conducted at room temperature. 
The N 
ss 
~s profile of each device was calculated intially 
in air and again when saturated with the hydrogen gas mixture. 
Finally the experiment was repeated in air after allowing the 
Each determination of N 
ss 
sample to recover from exposure. was 
preceded with a high frequency (100 kHz) and low frequency (10 Hz) 
plot of capacitance and conductance against applied bias in order 
to determine the range of bias voltages over which a peak 
conductance value would --be observed and to calculate the device 
doping density. A forward and reverse C-V scan was also 
performed to measure the degree of hysteresis (and hence the amount 
of mobile charge) present in the sample. 
6.3 Results and Discussion 
6.3.1 Device Characterisation 
Thick oxide sample 
The high and low frequency C-V and G-V characteristics recorded 
in air for the 105 nm oxide device (sample Nl) are reproduced in 
figures 6.6 and 6.7 respectively. The "ledge" apparent in the 
low frequency C-V curve (6.7a) has been identified as being due to 
the charging of surface states at a particular value of surface 
. ( 2-l) potent~al dependent on surface state density and voltage 
scan rate. 
The determination of 
chapter 5.2. From the 
15 -3 to be 2.4 x 10 em , 
of 2.8 x 1015 cm-3 was 
doping density N~ has been discussed in 
. ~ (22) rat~o of C . to C , N, was found 
m~n max 2 a 
and from a plot of 1/CD versus V a value 
obtained (section 5.2.2); the average of 
these two figures was used for further calculations, i.e. 
15 -3 21 -3 Nd = 2.6 x 10 em (= 2.6 x 10 m ). 
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Figure 6.7b G-V curve at 10 Hz for 105 nm oxide device (in 
By observation of the position of the conductance peaks of the 
two plots, the range of bias voltage for which a conductance peak 
could be obtained was determined as -0.99V (at 10 Hz) to -0.04V 
(at 100kHz). In other words, in order to be able to record a 
conductance peak in the frequency scan experiments used for N 
ss 
determinations, a fixed bias voltage within the above range 
must be applied. 
To measure the amount of mobile charge in the sample, the 
device was biased at -4V (inversion) for 5 minutes and the C-V 
response recorded at a slow sweep rate (lOmV/second); after 5 minutes 
at +4V bias (accumulation) the scan was repeated in the opposite 
direction. From the resl;llting curves, shown in figure 6.8, 
it can be seen that there is a negligble amount of hysteresis 
and therefore a very low mobile charge density (as wquld be expected 
for a carefully prepared sample). 
Thin oxide device 
Similar experiments were performed on the 12 nm oxide device 
(sample N2). Figures 6.9 and 6.10 denote the high and low 
frequency C-V curves. The large value of conductance in 
accumulation is a result of carrier transport through the oxide 
under the high electric field [4 volts applied across 12 nm = 
3.3 MV/cm] • 
The C . : C ratio was 
m~1( 22 ) max 
observed to be approximately 0.030, 
~ 4.0 x 1014 cm-3 , and from the returning a value of Nd 
l/C2 versus~· plots (figure 6.11) the calculated value was 
3.9 x 1014 cm-3 N 4 x 1014 cm-3 (_4 x 1020 m-3) was taken for 
d 
the figure to be used in later calculations. 
The range of operating bias for conductance peak determination 
was found to be approximately OV to +0.30V from the low frequency 
and high frequency peak conductance positions. 
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Figure 6.11 1/c0 2 versus bias voltage relationship for 12 nm 
oxide device at 100 kHz 
Figure 6.12 shows the C-V plots determined under the same 
conditioffias for figure 6.8; again, the hysteresis is very small, 
denoting a low concentration of mobile charge in the structure. 
6.3.2 Influence of hydrogen on MOS devices 
In the H2 /N2 mixture the lateral voltage shift of the C-V and 
G-V responses was 0.90V (towards inversion) from the curves 
measured in air; this was true for both thick (105 nm) and 
thin (12 nm) oxide samples. For later measurements in air, the 
curves returned to their original positions. 
Low frequency data for these devices are shown in figures 
6.13 and 6.14. For the thick oxide device (figure 6.13), 
both capacitance and conductance responses are identical but 
laterally displaced along the voltage axis. However, for the 
thin oxide device (figure 6.14), the capacitance curve shape is 
identical but the height of the conductance peak is markedly 
reduced when in the hydrogen atmosphere. In air, G k 'V 140 pea 
pMho/Hz; in 0.8% H2/N2 , Gpeak "'123 pMho/Hz, a reduction of 
some 12%. It has already been established (.chapter 2.2.3) 
that the value of the conductance peak is proportional to the 
surface state density, and so this change in peak height reflects 
a possible reduction in N due to the presence of hydrogen. In 
ss 
order to quantify this change in interface state distribution, 
N versus 1jJ · plots were determined for both thick and thin 
ss s 
oxide devices. 
Figure 6.15 shows the measured surface state density values 
for the 105 nm oxide MOS device; the different data points reflect 
the initial evaluation in air and the N distribution in the 0.8% 
ss 
H2 :N2 atmosphere. From these results it can be seen that despite 
the distinct shift in the C-V and G-V curves shown in figure 
6.13, the surface state density distribution for the thick oxide 
MOS structure is completely unaffected by the presence of hydrogen 
gas. This is in agreement with the findings of Poteat, Lalevic 
et al. ( 23 • 3). These workers have evaluated interface state 
densities for both Pd-gate and Pt-gate MOS structures (of oxide 
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thicknesses 50 nm and 100 nm) by integrating the low-frequency 
(10Hz) capacitance-voltage curve ( 24 ) After H2 exposure, no 
significant changes were found in either the density of surface 
states across the Si bandgap or in the number of states at 
mid-gap. Thus it may be concluded that the dominant H2 effect 
in our thick oxide device is a simple work function change of 
the Pd metal. 
The results obtained from experiments with the thin (12 nm) 
oxide MOS devices are shown in figure 6.16. In this case a change 
is observed in the surface state density spectrum after H2 
exposure; at room temperature this effect appears to be completely 
reversible. The presence of the H2 gas reduces the number of 
interface traps in the mid-gap region. This phenomenon, which 
explains the decrease in the height of the conductance peak 
apparent in the G-V response (figure 6.14), is well-known to 
silicon technologists and is often exploited to control the 
density of traps at the SiO /Si interface in post-oxidation 
. (15 26J 
anneal1ng processes - ' ; however, elevated temperatures are 
invariably used, and the effect is not reversible as indicated 
by the above results. 
6.3.3 Effects of annealing 
The "hump" shape of the surface state distribution shown in 
figures 6.15 and 6.16 is frequently observed for oxides grown in 
. (25 27) dry oxygen before anneal1ng ' • To gain further insight 
into the hydrogen effect experiments were performed using MOS 
samples that~.had been deliberately annealed in order to change 
the surface state density spectrum. This process was performed 
on portions of the thick and thin oxide samples; these were heated 
to 400°C in a 35% H?/N7 atmosphere for 5 minutes. For both devices 
thus treated the number of interface states in the mid-gap region 
(_2 5) -
was reduced and the familiar U-shaped distribution across the 
bandgap was observed. It should be noted that the presence of 
H2 was essential for this annealing process; simply heating the 
devices in dry N2 at 400°C (as was done in order to produce ohmic 
back contacts) did not appreciably change the surface state 
density distribution. Figures 6.17 and 6.18 show the results 
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of subsequently exposing the annealed MOS structures to an 
atmosphere of 0.8% Hz in NZ; no change in the surface state 
spectrum was observed for any of the devices. In addition, 
the low frequency C-V and G-V curves (figure 6.19) exhibit a 
smaller lateral voltage shift when exposed to hydrogen than 
before (0.77V as opposed to 0.90V) and the peak value of the 
conductance curve is much smaller (88 pMho/Hz); furthermore, 
there is no change in peak height when hydrogen is introduced. 
These results imply that in reducing the value of N , the 
ss 
surface states responsible for the hydrogen effect revealed in 
figure 6.16 have been removed by the annealing procedure. 
6.3.4 Discussion of hy.drogen results 
Low temperature (300 - 500°C) annealing in a hydrogen atmosphere 
is generally thought to result in the elimination of unpaired 
surface Si electrons (dangling bonds) and the formation of Si-R 
bonds (Z 5 , Zl). Atomic hydrogen is usually more effective than 
molecular hydrogen in annihilating such traps; in standard MOS 
processing, this is thought to be produced by the interaction of 
(Z5) 
water with the aluminium gate metal 
The following model is suggested to explain the results 
detailed above. For both thick (~100 nm) and thin (~0 nm) 
Pd-gate MOS devices the primary effect upon exposure to hydrogen 
is a change in the work function of the palladium metal. However, 
the dry-oxidation of the silicon results in a relatively high 
surface stat~ density distribution across the silicon bandgap. 
For thin oxide structures some of these surface states can be 
removed by hydrogen atoms (formed by dissociation in the Pd 
metal) penetrating to the Si/SiOz interface region; thick 
oxides will not allow this. It appears that at room temperature 
this reaction is completely reversible. Once the surface states 
have been removed by annealing in Hz at an elevated temperature, 
the room temperature Hz effect is no longer observed. The 
precise nature of the hydrogen interaction with the interface 
states cannot be precisely defined; however, one possibility is 
the silicon surface dangling bond which has been shown to produce 
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This model is in agreement with results obtained by other 
workers investigating both Pd-Si02-Si (l], 
18 ) and electrolyte-
(30) . (20) SiO -Si systems • It has also been po1nted out that 
2 
surface state responses to hydrogen have only been observed by 
those researchers using thin oxide or Schottky barrier devices 
whose ideality factor is greater than unity; no effects on 
interface states have been recorded for thick oxide samples or 
devices with almost ideal diode characteristics, although the 
lateral voltage shift is observed. 
From the results presepted here it appears that the primary 
response of the Pd/Si02 /Si system to hydrogen gas is due to a 
work function change at the metal-oxide interface. However, 
in some cases the interface state effects may become important, 
and it is clear the the method of growth of the silicon oxide 
layer will be crucial in determining the operation of any 
Pd-gate MOS device. 
6.4 Summary and Suggestions for Further Hork 
The interface state densities of Pd/Si02/n-Si MOS devices 
have been measured by the a.c. conductance technique using the 
automated system developed for this purpose. Upon exposure 
to hydrogen gas, no change is observed for devices with thick 
('VlOOnm) oxides; however, a variation is apparent for MOS 
structures in which the oxide thickness is approximately 12nm. 
This has be~n attributed to surface traps at, or very close to, 
the Si/Sio2 interface produced during device fabrication; these 
traps may be effectively removed by a low temperature annealing 
process, producing MOS structures which no longer exhibit 
H2-induced surface state density changes. 
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These results prove that the experimental system is capable 
of carrying out highly quantatitive measurement of surface state 
distribution at the insulator-semiconductor interface of a MIS 
device. Since the surface state charge can greatly influence 
the behaviour of practical microelectronic devices, the ability 
to monitor this parameter accurately is invaluable for assessment 
of the quality of devices. Consequently, this may be a useful 
method by which to monitor commercial wafer fabrication processes 
with a view to increasing yield and improving device performance. 
Further applications of, and possible improvements to, the 
technique may no~ be.considered. For example, the work presented 
above has considered only one gas/catalytic metal interaction and 
only one type of insulator-semiconductor structure; both these 
systems have exhibited a response to hydrogen gas. However, it 
is clear that other gases may be detected by these, or similar, 
comoinations of materials ( 3l). If this is so, then it may be 
found that each gas affects the various insulator-semiconductor 
interface states in a slightly different way, and so by measurement 
of the change in device properties upon exposure, an unknown 
gas may be identified by its "fingerprint" on the surface state 
density. Preliminary experiments with other gases (N02 ,cH4 ,co) 
were carried out towards the end of these studies and changes in 
N profile were observed which were of a different nature than 
ss 
those recorded for H2 exposure. However, it has not yet been 
possible to quantify or confirm these results (owing to permanent 
damage caused to the devices when exposed to N02) and therefore 
these findings will not be published until further investigation 
has been car~ied out. 
A number of alternatives were examined in an effort to improve 
the response of the devices. As a result of being operated at 
room temperature, the devices were taking some twenty minutes to 
respond fully when exposed to hydrogen; it has been shown that 
by raising the device temperature to around 150°C, the response 
. b d d . 1" 1 d (3l' l) An h t~e can e re uce to as 1tt e as ten secon s ot er 
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option which was considered was the use of a Field Effect Transistor 
(FET) device instead of the capacitor structure reported above; 
this concept has also been adopted by other workers, who have 
proved that the device can detect very low concentratio~of 
hydrogen ( 6 , 7 • 31 ) 
However, the approach which was finally selected has not been 
investigated by any other researchers (probably because the 
phenomenon is not widely recognised), i.e. that of deliberately 
increasing the surface state density in order to intensify the 
response to hydrogen gas identified above. The method by which 
this was accomp·lished, and details of the consequent experiments, 
are presented in the follpwing chapter. 
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CHAPTER 7 LANGMUIR-BLODGETT FILM DEVICES 
7.0 Introduction 
Until relatively recently, MIS devices have been fabricated almost 
exclusively from silicon, to take advantage of the almost ideal, 
insulating properties of its natural oxide. However, these 
devices may also be exploited for their transducing properties, 
as the electrical characteristics may be influenced by chemical 
(or physical) action on the MIS structure. The sensitivity and 
selectivity of the devices to different phenomena can be changed 
by careful selec_~ion of rna ter ials. Silicon dioxide is not an 
ideal choice as the insulator as it is chemically inert, and 
consequently there is currently a great deal of interest in the 
development of different insulator materials which may enhance 
the operation of these transducer devices. One possible solution 
is the Langmuir-Klodgetttechnique of building up a series of 
monolayers of suitable organic materials; the thin films 
produced in this way are very highly ordered and exhibit interesting 
1 ' 1 . (l) H 1 h. h h h ' e ec tr1.ca propert1.es • owever, a t oug t e tee n1.que was 
originally developed some fifty years ago, it is only in the last 
decade that it has received any significant attention and 
investigation, and the precise nature of Langmuir-Blodgett (LB) 
multilayer formation is still not fully understood. 
In this work, LB films of a relatively novel organic material, 
W-tricosenoic acid, have been deposited on silicon as an alterna-
tive insulator to Si02 . The results obtained with the devices 
so fabricated.have enabled electrical properties of the film 
material to be characterised and have also given an insight into 
the influence of the film on the silicon surface states. The 
effects of hydrogen gas on the structures has also been investigated. 
These results are reported and discussed in this chapter after a 
description of the instrumentation and experimental procedure for 
producing Langmuir-Blodgett films. 
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7.1 Langmuir~Blodgett Film Preparation 
By depositing a small quantity of a suitable organic material 
in solution onto the surface of purified water, a floating mono-
molecular layer may be formed. Once the solvent has evaporated, 
this may be compressed to form a quasi-solid one molecule thick -
a Langmuir film (after Irving Langmuir, one of the first workers in 
the field). The floating monolayer may be transferred to a solid 
substrate by using a precision-engineered instrument (a Langmuir 
trough} to raise or lower the substrate through the compressed 
film·;· if this procedure is repeated, depositing an additional 
layer on the substrate at each pass through the quasi-solid surface, 
a multilayer assambly of the organic material may be built up. 
This technique was first ~xploited by Katherine Blodgett, a co-worker 
.. 
of Langmuir; thus the built-up multilayer structure is known as a 
Langmuir-Blodgett (LB) film. Because of the method of deposition, 
it is possible to control very precisely the thickness of the 
assembled film from as little as one monolayer (which may be as 
little as lnm or so) to more than 1 ~m. The LB films so produced 
exhibit a high degree of structural order, and are good electrical 
insulators. In addition, becquse the process is carried out at 
room temperature there is little disruption of the substrate 
surface. 
' 
this contrasts with energetic deposition processes such 
as sputtering. 
A comprehensive account of the early work on LB films has been 
published by Gaines ( 2), and recent reviews on the subject(), 4) 
along with proceedings of the First International Conference 
on Langmuir-Blodgett Films (Durham, 1982) (S) are recommended for 
a detailed account of the advances in and possible applications of 
the technology. 
7 .1.1 LB Film Materials 
To be able to utilise the LB technique for depositing an organic 
monolayer onto a substrate, the molecular composition of the 
material msut be such that the molecules will orientate themselves 
on the water surface of the Langmuir trough. This is generally 
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achieved by using substances such as the fatty acids; figure 7.l(a) 
shows a schematic of stearic acid, whose molecule possesses a long 
hydrophobic chain of sixteen CH2 groups terminated by a hydrophilic 
carboxylic acid group. Other suitable materials may be synthesised 
by modification of these known molecules. One such material is 
w-tricosenoic acid (figure 7.l(b)). This molecule has a longer 
chain length than stearic acid, and incorporates a terminal 
double bond which makes it polymerisable under low-energy electron 
b d . . ( 6) . 1 . . f . earn ra 1at1on ; consequent v 1t 1s o some 1nterest as a 
microlithographic resist ( 7 , S). Transmission electron diffraction 
. (g) h . d' d h' h d f d . exper1ments - ave 1n 1cate a very 1g egree o or er 1n 
w-tricosenoic acid (WTA) LB films, and it is an ideal material for 
deposition by this technique. Not only is it soluble in 
chloroform and highly stable on the surface of water, but unlike 
some substances fast deposition speeds may be achieved (lO). 
Highly-ordered, stable films are formed which adhere strongly to 
the substrate (7); in addition, the material has been shown to 
be a good insulator (11) 
7 .1. 2 Langmuir trough instrumentation 
In order to maintain precise control over the composition and 
thickness of deposited organic monolayers, a highly sophisticated 
(12) 
version of the early Langmuir trough is used A schematic 
representation of the apparatus is shown in figure 7.2a. 
The trough consists of a large glass reservoLr containing the 
subphase (highly purified water} onto which the monolayer is 
spread; the ~orking film area is enclosed within a constant 
perimeter barrier (figure 7.2b} of PTFE-coated glass-fibre tape 
which is moved by a low-geared motor. The surface pressure of the 
subphase is continuously monitored by a Wilhelmy plate attached to 
a microbalance; this arrangement is used to control the barrier 
motor in order to maintain a constant film surface pressure whilst 
molecules are being removed from the subphase. The substrate to 
be coated is dipped into and out of the subphase, passing through 
the floating monolayer on each excursion, by means of a motorised 
micrometer screw arrangement. A photograph of the instrument used 
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in this work is reproduced as figure 7.3(a); detail of the constant 
perimeter tape and substrate dipping assembly is shown in figure 
7. 3 (b). 
Recent investigation into Langmuir trough instrumentation has 
concentrated on alternative geometries (4) and upon ways of 
(13) . 
automating the deposition process · (see sect~on 7.1.4). 
However, all the troughs produced so far have been for low-volume 
sample preparation for experimental purposes; a far greater 
understanding of the factors which influence the deposition 
process is required before any system for commercial deposition 
of LB films can be considered. 
7 .1. 3 Film deposition procedure 
Using the equipment described in the previous section, good quality 
LB films may be deposited on suitable substrates with a high degree 
of repeatability and control over film properties. This is 
achieved by taking great care when preparing materials and samples 
for dipping: the best commerical grade.chemicals are used and the 
subphase water is filtered and purified (by a reverse osmosis 
system followed by a deionising unit). The Langmuir trough is 
normally kept in a dust-free environment (i.e. under microelectronic 
clean room conditions). 
The following procedure is followed to characterise the monolayer 
spread on the surface of the subphase and to determine the optimum 
conditons for subsequently transferring this monolayer to a substrate. 
A known amount of organic material is dissolved in a suitable 
solvent (e.g. chloroform for W-tricosenoic acid) and with the 
barriers opened to give the maximum working area, a measured volume 
of this solution is carefully placed on the subphase, whose pH and 
temperature have been previously adjusted as required and recorded. 
After the solvent has evaporated (some five to twenty minutes, 
dependent upon the solvent used), the area of the trough is 
decreased at a constant (known) rate to compress the monolayer 
and orientate the molecules. By monitoring the surface pressure 
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Figure 7.3a Langmuir trough instrumentation 
Figure 7.3b Detail of dipping assembly (with substrate in 
position) and constant perimeter PTFE tape 
and harrier position (and hence surface area) a pressure-area 
isotherm may be recorded on aa X-Y chart recorder. A typical 
measured isotherm for stearic acid (which is a classic LB film 
material) is shown in figure 7.4; the horizontal axis may be 
calibrated in units of barrier area or area per molecule of the 
monolayer (if the volume of material spread is known). Three 
distinct regions of the curve are apparent, corresponding to the 
different phases of the film. When the film area is still 
large, the molecules are spread out in the "gas" phase; as 
the film is compressed, it passes through a "liquid" phase until 
all the molecules are upright (as shown in figure 7.2a), forming 
a quasi-solid which is increasingly difficult to compress further 
as denoted by the steep slope of the curve at the left-hand side 
of the plot. Eventually,.the increasing surface pressure causes 
the film to buckle and collapse, as shown at the left of the 
quasi-solid region in figure 7.4. To ensure good transfer to a 
substrate, it is best. to dip a film at a pressure corresponding 
to this quasi-solid region - as this may vary for different 
materials, the above procedure must be carried out to optimise the 
dipping conditions for each. 
Transfer of the spread monolayer to a prepared substrate is 
accomplished by attaching the sample to the micrometer screw 
assembly and compressing the spread film to the desired surface 
pressure. The micrometer is then lowered and raised to dip the 
substrate into the subphase at a set rate, depositing a monolayer 
on each traversal of the surface; the surface pressure is kept 
constant by the differential feedback circuit, which controls 
the barrier motor so that the film area is reduced as molecules 
are transferred to the substrate. 
The way in which the LB film is deposited depends upon the organic 
material, the substrate composition and preparation, and on the 
deposition conditions. Three modes of deposition have been 
identified; these are known as X-type, Y-type and Z-type as 
defined in figure 7.5. The common deposition mode, which was 
observed for all films deposited in this work, is Y-type, where 
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the molecules stack vertically in a head-to-head and tail-to-tail 
formation. However, the precise multilayer configuration is 
influenced by the properties of the substrate. The process of 
monolayer deposition onto a hydrophilic substrate (e.g. de-greased 
glass or silicon dioxide surfaces) is illustrated in figure 7.6. 
When the sample is introduced to the subphase, no deposition 
occurs (as the substrate surface is hydrophilic and the exposed 
film surface is hydrophobic); the first monolayer is coated on 
withdrawal as the hydrophilic end of the film comes into contact 
with the wetted substrate. Subsequent monolayers are deposited on 
each traversal through the film surface. For a substrate which 
has a hydrophobic surface (e.g. silanized silicon)' the initial 
layer is picked up as soon as the sample is immersed in the 
subphase (i.e. on the first insertion); the procedure is otherwise 
similar to that described above. 
After deposition, samples should be desiccated in order to 
remove any excess water present in the multilayer film, and great 
care should be taken with device storage and handling (as with any 
thin film sample which may be easily scratched or otherwise 
damaged). 
7 .1. 4 Automated LB film deposition 
It is desirable to incorporate a degree of automation into the 
Langmuir trough instrumentation in order to maintain close control 
over the deposition process and to obtain easily-reproducible LB 
films. This has been achieved by interfacing the trough control 
electronics to an IBM Personal Computer. By means of digital-to-
analogue (D-A) and analogue-to-digital (A-D) conversion circuitry, 
the computer may read in and send out analogue voltages to monitor 
and control the operation of the associated electronics. 
With computer control, the basic operation of the trough as 
outlined in sections 7.1.2. and 7.1.3. is greatly simplified. 
Self-contained programs, written in Advanced BASIC, were developed 
to enable calibration of trough geometry, electrobalance and dipping 
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speeds, to record pressure-area isotherms, to monitor film area 
over a period of time (in order to measure the stability of the 
spread monolayer), and to control the deposition of multilayer 
structures onto a substrate. All experimental parameters are 
stored on a floppy disc so that dipping conditions can be precisely 
reproduced at any later time. 
The control programs allow the positions of the PTFE barrier 
and the micrometer dipping head to be continuously monitored, and 
also the directions and speeds of the barrier and dipping head 
motors to be precisely controlled; the surface pressure of the 
film is also measured. Additional programs were written to 
manipulate and produce graphical plots of the data recorded during 
isotherm measurement and film deposition experiments. 
Further details of this automated experimental system, which 
is now available commercially, can be found in Appendix C. 
7.2 Experimental Details 
Before depositing LB films of w-tricosenoic acid onto substrate 
materials, it was necessary to determine the optimum conditions for 
the dipping process. This was achieved by recording the surface 
pressure-area isotherm as described in the previous section and 
the resulting characteristic is shown in figure 7.7. By comparison 
with the stearic acid isotherm of figure 7.4 it is apparent that 
the points at which phase transition occurs are not so clearly 
defined. However, the quasi-solid region may be identified for 
a surface pre~?ure range of approximately 15 to 40 mN/m, above 
which the monolayer collapses; this is in agreement with other 
workers investigating WTA ( 6). Consequently, a surface pressure 
of 35 mN/m was chosen for dipping LB films of the material. 
To characterise the basic electrical properties of wTA, LB films 
of varying thickness were deposited onto an aluminium-coated glass 
slide and top contacts of 20 nm Al plus 20 nm Au were evaporated 
onto this insulator to form a number of MIM capacitor structures. 
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The reason for this two-stage process is that gold is the better 
metal to which to make external electrical contact (as it does not 
oxidise in air) but is very mobile and likely to penentrate and 
contaminate the thin WTA insulator; by evaporating aluminium first, 
this may be largely avoided. It is important that the metal 
electrodes are deposited in stages (a few nm at a time at a very 
slow rate) in order to prevent excessive heating of the substrate 
which might damage the LB film. This procedure was followed for 
top electrode deposition onto all the LB film samples examined in 
this work. 
Thin films of roTA were also coated onto silicon substrates 
and top contacts of 20 nm Pd evaporated . 
. . 
These substrates varied 
in their composition and preparation: some were dipped immediately 
after etching in buffered (40% concentration) hydrofluoric acid 
(HF), others had wTA deposited onto thin layers of SiO. The 
2 
reasons for these differing treatments will become apparent in the 
ensuing results sections of this chapter where they will be fully 
discussed. 
After preparation, all samples were kept under dry nitrogen in 
a desiccator (except where detailed later). 
device processing are given in Appendix B2. 
Full details of 
The electrical measurements made on the various devices fall 
into three categories. To determine the dielectric permittivity 
of the LB film insulator, the capacitances of MIM structures of 
different thicknesses were recorded, and the 1/C versus N 
relationship~plotted (section 3.1.4). C-V and G-V experiments 
were performed on the MIS samples to calculate the flat-band voltage 
and the amount of charge present in the insulator (as detailed in 
sections 3.1.1 and 3.1.2). Finally, full surface state analysis 
of the devices (N - ''' determination as in chapter 6. 3) was ss 'Y. s 
attempted in air and also in a 0.8% hydrogen/nitrogen atmosphere. 
The results of these experiments are reported in the remainder of 
this chapter. 
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7.3 Results and Discussion 
It was shown in the previous chapter that the influence of 
hydrogen on the energy states at the surface of silicon can be 
used as a means of detecting this gas. The density of these 
states present in practical devices is generally low, due to the 
properties of the natural oxide which forms a passivating layer 
on the bare silicon surface. Consequently only small changes in 
surface state population are observed due to the influence of 
hydrogen. If, however, the number of states at the surface can 
be increased by some means, then it is anticipated that a much 
larger hydrogen effect may be detected. 
One possible cause of-the interface traps mentioned above is the 
unpaired surface Si electron (dangling bond) created by imperfect 
lattice matching between the Si and Si02 regions (see chapter 2.2.1). 
Thus it is likely that by removing the passivating oxide completely 
the number of dangling bonds (and hence the surface state 
density) will be greatly increased. 
7.3.1 Preliminary studies 
In order to test this theory, part of a Sio2-si wafer was etched 
in buffered HF to remove the oxide layer and top electrodes were 
vacuum-evaporated onto the freshly-etched silicon surface (sample 
N3 : see Appendix B2). It should be noted that a true Schottky 
barrier is not formed by this process since a thin (~2nm) nascent 
oxide layer grows on the bare silicon immediately upon contact with 
(14) the atmospheF.e Although this thin Si02 region cannot be 
prevented, its passivation properties are significantly inferior 
to those of a controlled-growth thick oxide and so a larger surface 
state density will result. An attempt was made to perform C-V 
measurements on this device, but this was not possible because 
the ultra-thin silicon dioxide layer would not support an applied 
voltage of larger than a few tens of millivolts without electrical 
breakdown. Consequently, surface state analysis was not possible 
since the device could not be biased into accumulation for oxide 
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capacitance and series resistance calculation (even if this were 
possiBle, it is likely that t:1e high leakage current would obsure 
the detection of a conductance peak in a similar way to the 
series resistance effect as discussed in section 5.2.4). 
To overcome this problem, it is necessary to find some sample 
treatment by which the surface state density is increased, whilst 
still retaining an insulator capable of supporting a bias voltage. 
Use of a LB film insulator was considered as a possible solution; 
(15) 
other workers have suggested that tunnelling is the predominant 
low-field conduction process in aLB film monolayer, and multilayer 
h 
(11) 
structures have been sown to.possess very good insulating 
properties. 
Of the many o:rganic materials suitable for depositing monolayers 
by the LB technique, w-tricosenoic acid seems to offer a number of 
advantages for this purpose, as outlined in section 7.1.1. However, 
the most interesting aspect of WTA is its apparent ability to seal 
off thin native oxides on silicon, as demonstrated by electron spin 
. (16) 
resonance (esr) exper1ments • Not only does the WTA film 
allow voltages to be applied to the device (enabling surface state 
analysis) but also retards the rate of oxide growth, which would 
normally take place in the atmosphere over several weeks. 
Con~equently, WTA was chosen as the most suitable material for 
depositing multilayer structures onto freshly-etched silicon 
substrates for the experiments to be preformed in this work. 
7.3.2 Electrical characterisation of WTA LB film insulators 
The quality and reproducibility of LB multilayers can be indicated 
by recording the a.c. capacitance for a varying number of monolayers 
deposited in a"·MIM or MIS structure. Data obtained for WTA films 
of different thicknesses sandwiched between 60nm Al (on glass) and 
20nm Al/20nm Au top electrodes (sample Ml: Appendix B2) are shown 
in figure 7.8 as a plot of 1/C versus N. The linear dependence 
demonstrates the degree of control over film thickness which can 
be achieved by depositing monolayers of this material. Later 
results for multilayer structures of wTA incorporated into a MIS 
device (sample N6A) are recorded in figure 7.9; again a straight 
line dependence is observed for the reciprocal capacitance plot. 
- 94 ... 
5 9 13 17 21 25 29 33 41 
N 
Figure 7.8 Plot of 1/C versus N for MIM structure 
incorporating WTA multilayer insulator (100 kHz) 
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Figure 7.9 1/C versus N relationship for MIS structure 
incorporating WTA multilayer insulator (100 kHz 
From these straight line plots, further information about the 
insulator may oe extracted. As described in section 3.1.4, the 
dielectric permittivity of the WTA film may be calculated from 
the slope of the line (equation 3.7) if the monolayer thickness 
is known, and details of the interfacial layer between film and 
substrate can be obtained from the intercept (equation 3.8). 
Other workers have observed the thickness of a WTA monolayer 
as 3nm ( 6); applying this quantity to the above results returns 
closely agreeing values for the relative permittivity of 3.02 ± 0.15 
and 3. 04 ± 0.12 (for WTA films deposited in MIM and MIS structures 
respectively). These values are both higher than would be 
expected for a molecule of 3nm in length. Results obtained with 
... . . (17 18) 
comparable mater1als ' are reproduced in Table 7.1; these 
suggest that the dieleccric constant of WTA would be approximately 
2.4-2.5. One possible explanation for this discrepancy may be the 
way in which monolayers of WTA are deposited. Electron 
d 'ff . d' h h (l9) h h 1 1 ract1on stu 1es ave s own t at t ese mono ayers are 
tilted at an angle of approximately 18° from the perpendicular 
when built up on a substrate, which will reduce the effective 
thickness of the deposited monolayers by a factor of cos 18° 
('\.0.95). The modified monolayer thickness is~ 2.8 nm, and this 
results in lower calculated values of relative permittivity of 
2. 82 ± 0.14 and 2. 83. ± 0 .11; these are still a little higher 
(although within error margins) than the comparable cadmium 
arachidate material (see Table 7.1), but this may be accounted 
for by the double bond in the W-tricosenoic acid molecule. The 
non-zero intercept is due to the presence of an additional dielectric 
layer in the samples; for the MIS device this is the Si02 onto which 
the film was deposited, but in the MIM structure it is likely that 
this effect is caused by a thin layer of aluminium oxide formed 
during device processing. Assuming a value of between 4 and 8 
for the relative permittivity of Al2o3 , this implies that the metal 
oxide region is some 4.5 to 9nm in depth (from equation 3.8). 
Having determined the dielectric permittivity of w-tricosenoic 
acid monolayers, as required for interface state analysis, MIS 
structures with LB film insulators of this material were analysed 
more thoroughly to determine the effects of the film on electrical 
properties and silicon surface states. 
- 95 -
Material Monolayer Relative Thickness Permittivity (at lk.Hz) 
Cadmium stearate (ref. J,j) 2.58 nm 2. 71 ± 0.17 
(ref. 16) 2.58 nm 2.7 ± 0.3 
Cadmium arachidate (ref. 15) 2.80 nm 2.52 ± 0.17 
(ref. 16) 2.80 nm 2.5 ± 0.2 
Table 7.1 Monolayer thicknesses and relative permittivity 
values for LB films of long chain fatty acids 
7.3.3 Effects of WTA insulators on MIS device properties 
Capacitance- and conductance-voltage experiments were performed 
on a MIS device fabricated by depositing WTA multilayers of 
different thicknesses onto a freshly-etched n-type silicon substrate 
and evaporating top electrodes of 20 nm Pd (sample N4: see Appendix B2). 
Typical C-V and G-V characteristics for an insulating film of 8 
monolayers for W-tricosenoic acid are shown in figures 7.10a and 
7.10b for a positive-going voltage sweep. These data indicate 
that the device may be biased into accumulation by applying a 
voltage of approximately +4V; the accumulation capacitance is 
1353 pF, which agrees closely with that expected (1360 pF) for 
the insulator thickness, top electrode area and the value of 
permittivity calculated abdve. This shows that there is very 
little native Sio2 on the silicon surface. Comparing the 
conductance curve (figure 7.10b) with that obtained for a device 
with a 12nm Si02 insulator (figure 6. 9b) it can be seen that the 
G /w peak is at approximately the same voltage position (~ 0.3V 
m 
but that the peak height is some twenty times greater (~600 pMho/Hz 
as opposed 30 pMho/Hz). This indicates the presence of a much 
higher interface state density. 
Similar plots were obtained for various numbers of WTA 
monolayers; these data are shown in figures 7.lla and 7.llb. The 
changing capacitance value is due solely to the different insulator 
thicknesses. One interesting feature of the C-V curves is the 
change in their position with respect to the voltage axis; as more 
layers are deposited, the curves exhibit a lateral shift in the 
positive voltqse direction, which is indicative of negative charge 
accumulation in the insulator. This cannot be accounted for by 
mobile ions in the structure as the hysteresis C-V/G-V plots 
(figures 7.12a, b) show a 0.4V variation in voltage position, which 
is smaller than the 0.6V total shift of curve position in figures 
7 .lla and 7 • 11 b . Therefore an amount of fixed negative charge 
must be trapped within the monolayers of wTA deposited by the LB 
process. This phenomenon is considered in more detail in the 
following chapter. 
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Figure ?.lOa c-v plot for MIS device with 8 layer wTA 
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Figure ?.lOb G-V plot for MIS device with 8 layer WTA 
insulator (100 kHz) 
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Figure 7.11a c-v curves for MIS device with insulators of 
8, 16 and 24 WTA monolayers (100 kHz) 
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Figure 7.11b G-V curves for MIS device with insulators of 
8, 16 and 24 wTA monolayers (100 kHz) 
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Figure 7.12a Hysteresis C-V plot for MIS device with 8 layers 
wTA insulator (100 kHz) 
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Figure 7.12b Hysteresis G-V plot for MIS device with 8 layers 
WTA insulator (100 kHz) 
Further investigation into th~ surface state changes observed 
aoove was carried out, and the results obtained by applying the 
a.c. conductance technique to analyse these devices are presented 
below. 
7.3.4 Influence of WTA LB films on silicon surface states 
Some difficulty was encountered when extracting the parallel 
capacitance and conductance values from the a.c. admittance data 
obtained from swept-frequency experiments (see section 3.2.2) due 
to the high value of conductance observed when approaching 
accumulation, as demonstrated in the previous section. This had 
the effect of obscuring -.SC?me of the conductance peaks, and also 
made calculation of the series resistance difficult. In addition, 
the degree of hysteresis exhibited by the structure (figure 7.12) 
increased the error in measurement of surface potential, ~ , due 
s 
to the possible variation of the~ -V relationship. However, 
s 
this problem was partially overcome by biasing the sample in 
accumulation for a few minutes before starting the frequency scan 
at the desired measurement voltage; this was done to remove most 
of the mobile ions from the insulating layer before performing 
the experiment. The surface state densities observed at different 
positions in the bandgap are recorded in figure 7.13; these are 
between 15 and 20 times greater than the N density values 
ss 
recorded for the devices with thermally-grown oxides examined in 
chapter 6, and the plot follows the same general shape as those 
of the unannealed specimens analysed therein (figures 6.16 and 6.17). 
However, these results could not be readily reproduced: although 
surface state densities of the same order of magnitude as those 
determined above were obtained, there was a significant variation 
in the exact N - ~ values calculated, as reflected in figure 7.14 
ss s 
which shows the wide range of recorded points for different fixed 
bias voltages; clearly, no changes in N will be detected with any 
ss 
great degree of accuracy. This effect is attributable both to the 
uncertainty in calculation of surface potential introduced by 
the amount of mobile ionic charge in the insulator and to the fact 
that an unpassivated silicon surface is inherently less stable than 
one which has a thermally-grown oxide. 
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Consequently, the conductance technique for full interface state 
analysis cannot be applied to this device, and so quantitative 
measurement of the changes in surface state density distribution, 
as carried out in chapter 6, is not possible. However, the 
technique of C-V and G-V plotting may still be useful, because of 
the direct relationship between the G/W peak height and the 
corresponding N value which does not require ~ to be determined; 
ss s 
therefore it should be possible to make qualitative observations 
of the external influences on N by monitoring the changing G/w 
ss 
peak. This procedure is utilised in the next two sections to 
determine the effects of aging and the influence of gases on the 
surface state density. 
7.3.5 Aging effects on ·interface state density 
The results of the esr experiments of Roberts et al. (16) 
mentioned earlier indicated that a LB film of WTA deposited onto 
a freshly-etched silicon substrate may act a barrier to atmospheric 
oxygen and moisture, effectively sealing the bare silicon surface 
and retarding the growth of the natural oxide. These workers 
observed that on an uncoated sample there was evidence that oxide 
growth was well established some ten days after etching although 
a device coated with a LB multilayer of WTA showed no such signs 
of oxide formation during this period. 
To investi3~~ the long term sealing ability of WTA films, G-V 
measurements were performed on two devices: one dipped with 8 layers 
of WTA as soon after etching as possible (<10 minutes in practice), 
and one dipped with the same number. of layers 13 days after etching 
(samples N4 and N5)_. Figure 7.15 shows the G/W-V plots recorded 
at 100 kHz for each device immediately after LB film deposition. 
A significantly larger peak signal is observed in the device coated 
soon after etching, denoting a higher surface state density and 
therefore little oxide formation compared with the sample dipped 
almost two weeks after the etching treatment. This experiment was 
repeated at various intervals over a period of one year; the samples 
were kept in a dust~free container (closed sample box} but left in 
the atmosphere. For all these subsequent G-V experiments, which 
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Figure 7.15 
(a) 
(b) 
-1 0 3 
Bias Voltage (V) 
Conductance-voltage response for freshly-etched 
and aged MIS devices at 100 kHz 
(a) Sample N4 : 8 layers wTA deposited <10 
minutes after etching silicon substrate 
(b) Sample N5 : 8 layers WTA deposited 13 
days after etching silicon substrate 
were performed at a frequency of 100 kHz, the G}w peak was observed 
at the same voltage position, and the change in G/W height is 
recorded in figure 7.16 for the two devices. 
These plots indicate that over the observation period the 
surface state density (~s indicated by the G/W height) decreases 
for both samples. For the device coated some time after etching, 
this change is slight (which would be expected since the native 
oxide grown in the time before film deposition would be reasonably 
mature). However, the sample coated immediately after etching 
exhibits a more marked decrease in peak height over the same period; 
even so, the measured signal remains much higher than the other 
sample and remains constant after some ten weeks or so. These 
results suggest that the, ~TA film does indeed retard the rate of 
growth of an Si02 layer; moreover, the surface state density, after 
initially decreasing, remains at a constant value (albeit higher 
than the device with a matured oxide), signifying that no further 
oxide growth has occurred. 
The above result is notable in that it establishes a method by 
which the surface state density of a MIS structure may be increased, 
which suggests a possible use as an enhancedmechamism for gas 
detection. This application is examined in the next section. 
7.3.6 Effects of Hydrogen gas on WTA LB film MIS devices 
It has been demonstrated above that LB films of w-tricosenoic 
acid coated onto a freshly-etched silicon substrate act as a barrier 
to oxygen (02}, retarding oxide growth and enabling larger surface 
state densities to be obtained. If this structure allows smaller 
gas molecules, such as H2 , to penetrate to the insulator-semiconductor 
interface, it may be more sensitive than the devices analysed in 
the previous chapter, for which a limited surface state effect was 
observed upon exposure to hydrogen gas. 
Figure 7.17 shows the results of C-V and G-V experiments performed 
on the Pd-gate ~S sample whose insulating layer was an 8 layer wTA 
LB film dipped immediately after etching the silicon substrate with 
buffered HF (sample N4). When exposed to a 0.8% hydrogen/nitrogen 
atmosphere, both capacitance and conductance curves show a lateral 
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shift of -0.86V (towards inversion) which is very similar in magnitude 
to that recorded (-0.90V} for the MOS devices investigated in chapter 
6. However, there is a significant decrease in the G/w peak 
height, indicating that the gas-induced surface state change first 
observed in the last chapter (section 6.3.2) is much more 
pronounced in this device. This effect can be directly assigned 
to the increased surface state density produced by the WTA 
deposited film, and shows that although this layer prevents the 
passage of oxygen, the smaller hydrogen gas molecules may permeate 
through it. Once again, the effect is reversible: the curves 
return to their original positions after the sample is removed 
from the hydrogen atmosphere, proving that the N response is not 
- . ss 
due merely to some form of annealing process (see section 6.3.3). 
7.4 Summary 
In this chapter, the procedure for depositing LB films of an 
organic material has been discussed and the electrical properties 
of w-tricosenoic acid multilayers have been investigated. The 
relative permittivity of this material has been experimentally 
determined, giving a value of t:r = 2. 82 ± 0.14, and the effects of 
film aging have been reported. 
Interface state analysis of MIS devices fabricated by depositing 
a LB multilayer of WTA onto freshly-etched silicon to prevent 
formation of the natural passivating oxide has shown that the 
number of impurity states at the silicon surface is increased by 
this treatment. Furthermore, the sensitivity to hydrogen gas of 
these states~.is greatly improved (as propounded in chapter 6). 
A degree of charge incorporation in the deposited multilayer 
structure has been indicated by some of these experiments; this 
aspect is considered in detail in the following chapter. 
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CHAPTER 8 CHARGE INCORPORATION IN LB MONOLAYER$ 
8.0 Introduction 
From the C-V results obtained for devices with an insulating 
layer of w-tricosenoic acid, there is some evidence of a degree 
of negative charge being introduced into MIS structures incorpor-
ating Langmuir-Blodgett films of this material. This is clear 
in the C-V curves shown in figure 7.11, which exhibit a lateral 
voltage shift where WTA monolayers are deposited; this shift 
is larger than that which can be attributed to mobile ions in 
the insulator (as indicated by the hysteresis plot of figure 
7.12 for the same sample). 
The additional charge may be a result of dipole layers in the 
multilayer insulator or alternatively to a point charge concentra-
tion within the structure. However, the mechanisns of charge 
incorporation are not clear, and the precise origins cannot be 
determined from the analysis of these C-V curves alone. 
In order to investigate this phenomenon further, LB films of 
wTA were deposited onto a number of n-type silicon substrates 
with a thermally-oxidised 32nm Si02 layer; the reason for dipping 
samples which already had an oxide present was to improve the 
device stability and to ensure that the number of surface states 
was relatively low. Different dipping parameters were employed 
for each substrate in an attempt to identify the influences on 
the amount of charge incorporated in the structure. The effects 
of moisture &Jld storage conditions were also investigated. 
The results of these experiments are presented in this chapter 
and the possible charge incorporation mechanisms are discussed; a 
new mathematical model for the charge distribution within a LB 
film MIS structure is suggested. 
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8.1 Sample preparation and preliminary experiments 
Three MIOS (metal-insulator-oxide-semiconductor) samples were 
prepared from substrate N6 by depositing multilayer structures 
of WTA at different values of subphase pH (pH= 7, 5.3, and 4), 
and one further device was dipped at a pH of 7 with counterions 
2+ (Cd ) in the subphase. This information is summarised in 
Table 8.1; for full details of sample preparation and film 
deposition see Appendix B2. It should be noted that Sio2 surfaces 
are hydrophilic and so the first layer was deposited upon with-
drawal from the subphase, forming odd multiples of monolayers. 
Initial C-V experiments established that the capacitances of 
the various insuiator regions corresponded to the electrode area 
and insulator thickness. (The theoretical capacitance was 
calculated assuming the value of WTA dielectric constant determined 
in the preceding chapter , i.e. E = 2.82, and using equations 
r 
for the double dielectric structure of two serial parallel-plate 
. ( 1)) 
capac1tors • 
Hysteresis measurements on these devices indicate a very low 
degree of mobile ionic charge in the structure, as demonstrated 
in the typical plot (for 31 layers WTA) of figure 8.1 which displays 
a lateral shift of only some 90 mV. This is greatly reduced from 
that observed in figure 7.12 for a WTA multilayer deposited onto 
freshly-etched silicon ( 0.4V lateral shift). Consequently, it 
seems likely that the high mobile charge concentration in that 
device is a result of the greater number of impurities and defects 
which are present at the silicon surface due to the removal of the 
passivating oxide and which may be a source of additional mobile 
charge within the structure. 
Figures 8.2 to 8.5 show the results of trapped charge measurements 
as a plot of flat-band voltage, VFB' against number of WTA 
multilayers, N, for each of the four devices. Each figure has 
three curves, corresponding to: a}, the VFB readings measured 
after dipping (.b.efore the device was placed in a desiccator to 
remove trapped water particles}; b}, after three days of storage 
- 1 (')'') 
Sample No. of monolayers pH Cd2+ Plotted in : 
N6A 0, 1, 3, 7' 13, 19, 25, 31 7.0 X Fig. 8.2 
N6B 0, 1, 3, 7, 13' 19, 25, 31 7.0 ,/ Fig. 8.3 
N6C 0, 1, 3, 7, 13, 19, 25, 31 5.3 X Fig. 8.4 
N6D 0, 1, 3, 7, 13, 19, 25, 31 4.0 X Fig. 8.5 
Table 8.1 Summary of dipping parameters for wTA LB film MIOS samples 
Figure 8.1a 
-2 
Figure 8.1b 
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Hysteresis G-V plot for MIOS device at 100 kHz 
(31 layers wTA on 32 nm Sio2 ) 
in a desiccator in dry N2 ; and c), after subsequent exposure to 
air for five days. Later results recorded after again desiccating 
the samples, and then after further exposure to air, deviated 
only very slightly from the data points shown in curves (b) and 
(c} of figures 8.2 to 8.5. 
8.2 Discussion of Experimental Results 
From the results plotted in figures 8.2 to 8.5.it can be seen 
from the changing value of flat~band voltage (2} that there is an 
apparent charge concentration in the MIS structure when LB films 
of wTA are deposited as an additional dielectric layer. This 
net charge may originate from dipoles incorporated in the LB 
insulator or from an excess point charge concentration within 
the structure. It also appears that the amount of effective 
charge varies with the number of deposited monolayers, and is 
influenced by the subphase pli and storage conditions. 
effects are considered in detail below. 
8.2.1 General observations 
These 
The polarity and quantity of charge present within the insulating 
layer of the MIS devices can be assessed approximately from inspection 
of the VFB curves in figures 8.2 to 8.5. All these plots have 
the same basic shape : a negative VFB value for the uncoated device 
and for the first deposited multilayer of wTA, becoming more 
positive as more monolayers are accumulated; for each curve, the 
zero-layer VFB (VFB(O)) is approximately the same. This indicates 
a positive charge concentration within the Sio2-Si substrate prior 
to LB film deposition which increases when the first layer is 
deposited; however, net negative charge is introduced to the system 
with each subsequent monolayer coated onto the device. 
The agreement between the values of VFB for each sample before 
dipping demonstrates that the positive charge contained in each is 
approximately equal; this may be attributed to the same amount of 
fixed charge present in the Sio2 layer and to trapping states at 
the Sio2-si interface (see chapter 2). From equation 2.22 it is 
possible to determine the charge density corresponding to this 
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value of VFB; this calculation is performed in section 8.3.2 and 
12 -2 -1 gives a density of states of approximately 10 em eV . 
The negative shift in VFB(l), the flat-band voltage with one 
monolayer of WTA, denotes a further positive contribution to 
the charge in the MIS structure. This is most likely due to 
impurities trapped at the Si02 surface by the WTA coating (the 
results of section 7.3 have demonstrated the sealing properties 
of this film); these impurities may have been present at the 
substrate surface prior to dipping, or may have been picked up 
from the subphase when the LB monolayer was deposited. However, 
the value of V F_B (l) is not significantly changed by the different 
dipping conditions employed, which seems to indicate the former 
interpretation. 
In direct contrast to the effect on flc:.t-band voltage of a 
single monolayer of WTA, deposition of additional monolayers 
onto the Si02-Si substrate causes a positive shift in VFB' denoting 
the presence of negative charge within these layers. This may 
be possibly attributed to the way in which the films are deposited: 
instead of each 0- ion at the hydrophilic end of the WTA 
molecule being bound to an individual H+ proton_ when transferred 
from the subphase to the substrate, as in figure 8.6a, protons 
may be more loosely attracte.J. to the 0 sites (figure 8. 6b). If 
these protons are not all transferred to the substrate when the 
LB film is deposited, there will be a net negative charge in this 
monolayer. 
It is also noticeable that the change in VFB is influenced by 
the storage conditions of the samples after preparation and by the 
pH of the subphase during the dipping process. 
8.2.2 Moisture effects 
Each of figures 8.2 to 8.5 shows three sets of VFB-N data as 
described in section 8.2. For all four devices there is a very 
large (positive} change in VFB after the removal of water from the 
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Figure 8.6 : Possible 0- - H+ configuration for wTA molecules 
on water surface 
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LAYER 
(a) one proton bound to each o- ion 
(b) protons less strongly attracted to o- sites 
Figure 8.7 Possible H2o molecular geometry for dipole layer 
formation 
wTA film (by storage in a dry nitrogen-filled desiccator) when 
compared with the value observed after dipping (but before 
desiccation). Subsequently removing the samples from the 
water-free environment into normal (moist) air returns the 
VFB-N curve very nearly to the original position, showing the 
effect of moisture penetrating back into the structure. These 
results indicate that the presence of water in the WTA insulator 
greatly influences the amount of trapped charge in the film; by 
removing the water content, there is a large increase in the 
negative charge in the device which is reversed upon its 
replacement. (A more quantitative examination is undertaken 
in section 8.3.2·). This suggests that a net positive charge 
contribution accompanies the incursion of H2o into the structure, 
possibly caused by the water molecules orientating so as to form 
a dipole layer within the insulating film ( 3), as illustrated in 
figure 8.7. (It is most likely that these dipole layers will 
be between the polar groups rather than between the ends of the 
hydrophobic chains, as there is already a degree of polarisation 
due to the H+ - 0- pairing (section 8.2.1). 
The undesirable influence of moisture on oxide charge in 
standard MOS devices has long been recognised ( 4) and steps 
are generally taken to reduce this in practice, both in the 
fabrication stages and in control of storage conditions (by 
desiccation, or even total encapsulation, of devices). However, 
the effect of water on LB film monolayers has not been extensively 
investigated; this is of great importance in the study of 
insulating structures of these materials since the presence of 
water iS unavoidable due to the deposition method employed 
(unless an alternative subphase liquid is used). 
8.2.3 Influence of subphase pR 
Further analysis of the results plotted in figures 8.2 to 8.5 
reveals the influence of subphase pH on the charge contained in 
the insulator. For all three sets of data in each figure (regardless 
of the amount of moisture in the film) VFB becomes more positive, 
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denoting an increase in the negative charge density, as the 
subphase pH is lowered. J1,...;,s · i.s -iot as would be expected, since 
a reduction in pH will promote ionization of the carboxylic 
acid end groups (seP. figure 8.8), increasing the amount of 
+ . H 1n the subphase. These H+ ions can be solvated (i.e. can 
couple with hydroxyl groups or water molecules in solution) , 
reducing the number transferred to the substrate during film 
deposition and resulting in a net negative charge concentration 
in the LB insulator, as observed above. 
8.2.4 Effects of counterions in the subphase 
Figures 8.2 and 8.3 show the VFB versus N relationship for two 
samples coated with monolayers of WTA at the same subphase pH, 
2+ 
with and without Cd counterions present. These divalent ions 
are added to the subphase to facilitate the production of the 
fatty acid salts of some organic materials; this process is 
necessary in order to form a compact monolayer which can be 
· transferred to a substrate ( 5) By replacing with a single Cd2+ ion 
the protons bound to two adjacent molecules (see figure 8.6a), the 
attractive forces are stronger and so the film molecules pack more 
closely together. Although LB films of w-tricosenoic acid may be 
compressed and successfully deposited without counterions in 
the subphase, the experiment was performed to see if any effect 
2+ 
on trapped charge was observed when added Cd is present during 
the dipping process. Comparison of the two plots (8.2 and 
8.3) shows that there is no appreciable change in the amount 
of charge incorporated in the insulator as a result of adding 
counterions, ~v.rhich further supports the theory that any change 
in trapped charge is due to the amount of water present. 
8.2.5 Calculation of charge density 
The sets of data plotted in figures 8.2 to 8.5 all exhibit 
the same general shape: a decrease in flat~band voltage from 
the initial (negative} value for one monolayer of wTA, followed 
by a positive shift for subsequent layers. However, this 
increase in VFB does not vary linearly with the number of 
( 6) deposited monolayers, as observed by other workers This 
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Figure 8.8 Influence of subphase pH on degree of ionization 
of carboxylic acid groups (showing possible 
mechanism of a+ solvation) 
is because the LB film insulator was deposited onto a Sio2 layer 
as opposed to the "bare" semiconductor surface, forming a double 
dielectric structure. Consequently the simple theory of 
Hick.mott (Z}, which can be used to gain further information about 
the charge within the insulator or the dipoles present for 
single dielectric layers, must be modified in order to quantitatively 
assess the amount of charge incorporated in the WTA films 
deposited onto Si02 • 
next section. 
These calculations are performed in the 
8.3 Theoretical model and calculation of trapped charge 
The model of Hick.mott (2) explains the influence of charge 
distributed within the Sio2 layer of a MOS device by approximating 
the integral of the moments of each individual charge component 
to a centroid of charge at a fixed position from the metal-sio2 
surface, as discussed in section 2.2.2 of this thesis. The 
resulting expression for the flat-band voltage (including surface 
states at the oxide-semiconductor interface) is given by equation 
2.22, which for convenience is reproduced (and renumbered) here: 
at 
E: 
OX 
(8.1.) 
where the third term represents the centroid of charge present in 
the oxide as defined in equation 2.15. 
For a double dielectric layer, this expression must also take 
into account any additional charge trapped in the second insulator. 
The effects oT both point charge distribution and dipole charge 
will be considered in this context. 
8.3.1 Modified theory for double dielectric structure 
If the integral of the moments of a charge distribution, eCx), 
approximates to a centroid of charge Q at distance d from the metal 
top electrode of a MIS device, i.e. 
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Qd Jxe(x)dx (8.2) 
then for a number of discrete charges, 
Qd (8.3) 
Considering a multilayer insulator structure built up in steps 
of l,J,5,7, etc. layers, with a charge distribution in each 
deposited bilayer which may be represented by a charge centroid 
Q1 at the film-film interface as illustrated in figure 8.9a, 
the charge moments will vary with the number of layers (which have 
thickness d): 
For 1 layer, moment = Q1d (8.4a) 
(where Q1 = charge density at film/substrate interface) 
For 3 layers, moment = ~Qd Q1 (3d)+Q1 (2d) 
For 5 layers, moment =~Qd 
Similarly, for N layers, 
moment = ~Qx = Q1Nd+Q1 (N2-l)d 
4 
(8.4b) 
(8.4c) 
(8.5) 
If this multilayer insulator is now added to a Si02/Si device, 
then two extra charges are introduced, as shown in figure 8.9b. 
For N layers of insulator on this substrate, 
moment = I:~x = Q (d +Nd)+Q (d +Nd)+Q1Nd+Q1 (N2-l}d ss ox 0 0 4 (8. 6) 
where Q ~interface state charge, d = oxide thickness, Q = oxide 
ss ox 0 
charge centroid and d = position of oxide charge centroid; for 
0 (2) 
carefully prepared MOS capacitors, Q can be reduced to zero 
0 
(see section 2.2.2). 
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Figure 8.9a 
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CONDUCTOR 
a, 
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d 
Schematic diagram of charge incorporation in 
multilayer insulator deposited directly onto 
hydrophilic semiconductor substrate 
2 3 4 5 6 7 
Figure 8.9b: Schematic diagram of charge incorporation in 
multilayer insulator deposited onto oxide/ 
semiconductor substrate 
As C = E E }x for unit area (from equation 3.6}, the change in 
o r 
VFB due to the charge represented in 8.6 will be (for N layers): 
Here, 
- 1 
_1 ~~ 
E L_jE 
o r 
+ d [N(Qss +Ql) +QI (N24-l)l 
E (ins) 
r 
(8. 7) 
E (ox) and E (ins) are the relative permittivities of the 
r r 
oxide and insulator materials respectively. 
Allowing for the presence of dipolewithin each monolayer and 
substituting the term from equation 8.7 into the expression for 
flat-band voltage (8.1), 
VFB ;::: tms 
crt Ncr1 t 1 Qssdox ) 
E E E E E E o r(ox} o r(ins) o r(ox) 
d [ N(Qss +Ql) + Q (N2 -1~ (8.8) I--4 
Eo ET (ins) 
where cr1 t 1 /£ E c· ) represents the dipole layers at the polar . 0 r .lOS 
interface of the LB insulator. It should be noted that this 
expression is only valid for odd values of N greater than zero due 
to the way in which the insulator is built up (when N = 0 the 
second term vanishes, and there are no dipole layers as there is 
no additional insulator). 
From the expression derived above for the flat-band voltage of a 
multilayer MIOS structure (equation 8.8) it should be possible to 
establish the nature of the charge incorporated in the LB 
insulator. If this is due to dipole layers in the structure, 
then the second term in equation 8.8 vanishes and there is a 
linear relationship between VFB and number of layers N (i.e. 
a plot of VFB versus N should give a straight line}. However, 
if there is a point charge concentration in each LB bilayer, 
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the second term remains and the relationship is difficult to 
verify from a plot of VFB versus N because of its non-linear 
dependence. This problem may be overcome by differentiating 
the expression with respect toN, which yields 
-d 
E:E:(.) o r ~ns 
+ N Q z I (8.9) 
If the model is correct, a plot of dVFB/dN against N should give 
a straight line of 
slope - dQ 
.I 
2E:E:(.) o r ~ns 
(8 .10) 
In addition, the amount of charge present in interface states, 
Q (and hence the surface state density, N ), may be calculated 
ss ss 
by rewriting equation 8.8 for zero LB film layers (i.e. N = 0): 
= C/J 
ms (8 .11) 
where Q = ,QN 
ss ~ ss 
(8.12) 
(pssuming monovalent charge f0~ each state). 
By comparing this N value with that extracted from admittance 
ss 
measurements on the MOS structure (no LB film), as discussed in 
chapters 3 and 4, further evidence as to the validity of the model 
may be obtained. 
8.3.2 Calculations and Results 
From the curves plotted in figures 8.2 to 8.5 it is clear that 
there is not a linear relationship between VFB and N, and so the 
change in VFB is not satisfactorily explained by dipole effects. 
In order to follow up the point charge approach outlined above, 
the values of dVFB}dN measured from the curves plotted in figures 
8.2, 8.4 and 8.5 (a and b) are recorded in figure 8.10 as a 
..,.. llO .,.. 
()-06 (a) BEFORE DESICCATION 
(b) AFTER DESICCATION (3 DAYS) 
o·os 
8.4 (b) 'x 
0·04 
8.2 (b) 
0·03 
8.5 (a) 
0·02 8.4 (a) 
8.2 (a) 
0·01 
00 7 13 19 25 31 
N 
8.2 SAMPLE N6A 
8. 4 SAMPLE N 6 C 
8.5 SAMPLE N60 
Figure 8.10 Plot of dVFB/dN versus N for data of figures 8.2, 
8.4 and 8.5 (curves a and b) 
function of N. In each case, a good straight-line fit is 
obtained, which proves that the relationship between VFB and 
N is influenced by a charge concentration in each LB bilayer 
and is of the form predicted by equation 8.8. 
Furthermore, there is very close agreement between the value 
of N determined by the conductance technique and that obtained 
ss 
from equation 8.11. 
figures 8.2 to 8.5 
d = 32nm and 1/J 
ox _3 _2ms 
of ~1.66xl0 m is 
From the value of VFB(O) 
~~.9V), and with Er(Sio2) 
~.72 (Al/Au top contacts), 
observed from 
3. 7, 
a figure for Q 
ss 
obtained (positive charge). This corresponds 
to a surface state density of 16 -2 -1 ~1.04 x 10 ~ eV (i.e. N ~ 
ss 12 -2 -1 1.04 x 10 em eV ), and is consistent with the figure calculated 
from a.c. admittance measurements taken at a bias voltage of 
11 -2 -1 
-0.9V c~vFB(O)}, which indicated a value of Nss ~ 9.3 X 10 em eV 
This result reinforces the credibility of the proposed model. 
Referring to equation 8.10, the amount of charge present in each 
deposited bilayer may be calculated from the slope of the straight 
lines in figure 8.10. The equivalent charge density is tabulated 
in table 8.2 to demonstrate the effects of external influences 
such as subphase pH and the amount of moisture in the LB film. 
The value of E (• ) for these calculations was taken as 2.82, 
r 1ns 
and the film monolayer thickness, d, was assumed to be 3 nm 
(see chapter 7) • It is interesting to note that for all three 
samples the removal of moisture increases the negative charge 
density by a factor of approximately 2.7, although there is no 
apparent reason to suggest that this agreement is anything other 
than coincide~tal. In each case the density of charges trapped 
in the bilayer lies between 5.5 x 109 cm-2ev-l and 22.6 x 109 
-2 -1 
em eV , much less than the surface state density observed in 
the devices (~6-9 x 1012 cm-2ev-1} which remains the dominant 
factor in determining the value of flat-band voltage; however, 
when a number of bilayers are deposited onto the substrate, the 
negative charge introduced will become significant in influencing 
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pH Q1 before desiccation Q1 after desiccation (3 days) 
7.0 (-) 5.5x10 9 -2 -1 em eV (-) 14.2x!09 -2 -1 em eV 
5.3 (-). 7 .3x!09 -2 -1 em eV ( -) 19.8x10 9 -2 -1 em eV 
4.0 (-) 8.4x10 9 -2 -1 em eV ( -) 22.6x10 9 -2 -1 em eV 
Table 8.2 Variation of Q1 with pH and degree 
of moisture content 
8,4 Summary and Suggestions for further work 
The work reported in this chapter is significant in that it 
demonstrates the many parameters which may influence the amount 
of trapped charge within multilayer films deposited by the LB 
technique; this has not previously been investigated. It has 
been shown for LB films of w-tricosenoic acid that the dipping 
conditions are very important in determining the electrical 
properties of MIS devices fabricated with these organic multilayers 
as insulator. A model for the incorporation of charge in the LB 
film insulator has been propounded and the electrical effects on 
MIS device properties quantified; the possible physical origins 
of this charge have also been examined. 
Additional research into the electrical properties of LB film 
insulators is necessary to determine the precise nature of the 
charge incorporated in these structures. It is also desirable 
to investigate more fully the influences on, and the mechanisms 
involved in altering, the charge density, and the possible uses 
of these phenomena. For example, a wider variation of subphase 
pH, combined with different organic materials and control of the 
moisture content of the film, may perhaps enable the flat-band 
voltage of a MIS device to be altered; this has potential 
applications in "tailoring" of devices to offset the VFB shift 
due to interface states and oxide trapped charge, or even for 
adjusting the "turn-on" voltage of MIS switches. 
There is obviously much more still to be learnt about the 
dipping process before devices incorporating organic multilayers 
. :;.,. . 
can be produced with the degree of reproducibility required for 
commercial exploitation of the LB technique, but the number of 
(7 8) 
advantages in many fields offered by the technology ' make it 
worthy of further investigation. 
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CHAPTER 9: CONCLUSIONS 
In this work, the response of various gas-sensitive metal-
insulator-semiconductor devices has been investigated. In order 
to analyse the electrical properties of these MIS capacitors, an 
automated instrumentation system has been developed to measure 
their admittance characteristics. The associated microcomputer 
controls data acquisition and processing by means of software 
programs designed for this purpose. This system enables 
accurate determination of the density of energy states at the 
insulator-semiconductor interface by the a.c. conductance technique. 
The conventional procedure of gathering admittance data over the 
full range of signal frequencies and bias voltages produces a 
large amount of redundant information. This problem has been 
overcome by operating in a scanned-frequency mode, in which the 
microcomputer automatically recalibrates the instrumentation at 
each new signal frequency, thus greatly simplifying the measurement 
operation. In this way, rapid surface state analysis is 
possible, which may be of importance in the semiconductor industry 
for quality and process control where fast sample evaluation is 
desirable. 
This system has been used to analyse the effects of different 
gas ambients on MIS structures. The investigation has concentrated 
on the palladium/silicon dioxide/silicon device because of the 
controversy over the role of surface states in the hydrogen response. 
It has been shown that there is a definite change in surface 
state distribution when thin ("'12 nm) oxide samples are exposed 
to hydrogen gas; however, no change is observed for thick ("'100 nm) 
oxide devices. This phenomenon has been attributed to surface 
traps at, or very close to, the Si02/Si interface which may be 
effectively removed by a low-temperature annealing process, 
producing MOS structures which no longer exhibit H2-induced surface 
state density changes. 
In an effort to increase the device sensitivity to hydrogen, 
organic multilayers of w-tricosenoic acid have been deposited by 
the Langmuir-Blodgett technique onto a freshly-etched silicon 
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substrate before evaporation of the Pd top electrodes. This 
structure exhibited a larger surface state density distribution 
(due to the increased number of unpaired bonds at the semicond-
uctor interface); although full surface state evaluation was 
not possible because of the non-ideal electrical properties of 
the LB film, the admittance experiments performed on these 
samples indicated a much larger surface state response to 
hydrogen gas. 
The electrical characteristics of w-tricosenoic acid LB films 
were measured, and the influences and effects of moisture, sample 
preparation process and storage conditions on these properties have 
been examined. - In addition, work has been carried out on the 
development of an automated Langmuir trough. 
The use of LB films for specialised sensor applications is very 
attractive owing to the unique properties of the organic materials 
employed. Most LB films are good insulators and are therefore 
suitable for use in field-effect semiconductor devices. Such a 
solid-state sensor for gas detection has been examined in this work, 
and other sensitive and selective transducers based on various LB 
film insulator and inorganic semiconductor combinations are 
anticipated. Furthermore, the interesting optical, physical and 
acoustical properties of some organic materials suggest the 
exploitation of these phenomena as sensing mechanisms, and the use 
of LB films as a means of incorporating specially-substituted 
molecules into field-effect devices points the way towards detection 
of specific biological species. However, it is likely that 
different device structures (e.g. field-effect transistors, surface 
acoustic wav~ devices) will be better suited to detection of these 
properties than the simple MIS capacitor, and investigation of 
these alternative configurations is desirable. In addition, 
there is a need for further examination of the electronic circuitry 
required to interface the basic sensor to a practical measurement 
system; if this can be accomplished in a relatively simple, cost-
effective manner, there are many possible uses of these sensors 
in such areas as, for example, environmental monitoring and 
industrial process control. 
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For all these potential applications, the degree of control 
over the deposited monolayer afforded by the Langmuir-Blodgett 
technique is of utmost importance. However, as indicated by 
the studies performed in this work a considerable amount of 
research is still required into the stability of these films, 
and the external influences upon their properties, in order to 
determine the best materials for the fabrication of practical 
sensing devices. 
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APPENDIX A PROGRAM LISTINGS 
PROGRAN 'VSCAN' 
JO ! FREO FIXEa VOL TA6E SCANNED 
20 RESET 7 I SET TINEOUT 7; 5000 
30 OUTPUT 707 ; "RA • I OUTPUT 707 ; 0 ! SENDS ZERO VOLTS 
40 OUTPUT 709; "BJ23456"! ALL RELAYS OFF 
50 DIN A { J 00), G {500}, C {500}, V {500}, C$ {50] 
60 C$~"11 0; C JO" I 605118 9000 I SETS LINEFEED AS DELINITER 
70 66a-J000! INITIALISES THE PEAK Gp/li VALUE 
99 ! INITIALISE SYSTEN BEFORE TAKING READINGS 
JOO CLEAR I DISP "FIXED FREO. VOLTAGE SCAN NODE" I DISP I DISP "RESET LOCK-IN BY DEPRESSING BOTH" 
JJO DISP "'SELECT' AND 'SENSITIVITY' KEYS" I DISP "AND PRESS CONT" I PAUSE! INITIALISES LOCK-IN 
120 CLEAR I DISP "FREQUENCY: 0. J TO JOO, 000 Hz"; I INPUT Fl JIR2*P!IIF I GOSUB 8300 
130 DISP I DISP "ACCUNULATION VOLTS: -JO TO +JO V";l INPUT VO 
140 DISP I DISP "TINE IN ACCUNULATION {sec)"; I INPUT TOI TOaTO*fOOO 
150 CLEAR I DISP • INITIAL VOLTAGE"; I INPUT VJ 
160 OISP I DISP "FINAL VOL TA6E"; I INPUT V2 
J 70 CLEAR I DISP "STEP SIZE {mV} ";I INPUT V31 V3z.V3/JOOO 
JBO DISP I DISP "TINE BETIIEEN READINGS {sec) •; I INPUT TJI TJ=Tf*fOOO 
190 CLEAR I DISP "CH f xJO EXPAND ON OR OFF {J/0) ";I INPUT X 
200 DISP I DISP "CALIBRATION CAPACITANCE {pF} ";I INPUT C5 
210 DISP I DISP "CALCULATE 6{;/li PEAK fY/N) ";I INPUT X$1 IF UPC$(X${J. J]J.•y• THEN P7•J ELSE P7RO 
220 IFJO+ABS (V2-VJ) /V3 
230 DISP I DISP "PRINT OUTPUT {YIN) ";I INPUT X$1 IF UPC${X${J, JlJ•"Y" THEN PB,.J ELSE PBaO 
240 IF PB,.J THEN CLEAR I DISP "ENTER DETAILS"; I INPUT N$# PRINT N$ I PRINT "Gm. Cm vs. V at •; F; "Hz • I PRINT 
250 DISP I DISP "STORE READINGS ON TAPE {YIN) ";I INPUT X$1 IF UPC$(X${J, J])a•y• THEN PB•J ELSE PB=O 
255 IF PB•J THEN 605118 9500 
260 C$= • J JOO, J; R 2; F J; T 6. J; A2 J • I 605118 9000 I RUNS AUTOSET ON CAL CAP AT JkHz 
270 C$="l" I 605/JB 9000! SCAN STATUS BYTE UNTIL SETTLED 
280 IF BIT{A (J), 5}-G THEN 270 
290 C$="J "&VAL$(FJ}&", "&VAL$(F2) I 605UB 9000 I SET FREQ 
300 C$="F "&VAL$(F3} I 605/JB 9000 I SET F BAND 
3JO CLEAR I DISP "FREO"; F; "Hz SELECTED" I DISP "SET UP TC AND dB/OCT: PRESS CONT" I PAUSE 
320 DISP I DISP "TC• (sec) ~·1 INPUT T 
330 DISP I DISP "dB/OCT= (6/12} ";I INPUT TB# T=T6*fOOO*T I SETS TC DELAY 
340 IF TJ>T THEN T=TJ 
350 IF T>TO THEN TOaT I SELECTS LONGER DELAY TINE 
360 C$= • A2 J • I 605118 9000 I RUNS AUTOSET ON CAL CAP AT FR£0 F 
370 C$ .. •z- I 60SU8 9000 I CJECK FOR SETTLED STATUS BYTE 
380 IF BIT (A (J), 5} =0 THEN 370 
400 ! READ AND CALIBRA TE CHANNEL J 
410 C$•"11 J" I 605UB 9000 I SENDS LOCAL LOCKOUT 
420 IIAIT T 
430 C$= "OJ • I 60SlJB 9000 
440 PJ-=C5*11/A {J) I IF X=J THEN PJ=PJ/JO ! ALLO~ FOR xJO EXPAND 
450 CS•"K J;K 4;K 4;K 12"1605118 9000! PHASE SHIFT (-{/2) 
460 C$•"X "&VAL$(X) I GOSUB 9000 I SENDS xJO EXPAND IF REQUIRED 
470 IIAIT T 
500 ! READ AND CALIBRATE CHANNEL 2 
510 C$-"02" I 60SlB 9000 
520 P2-C5/A (J) 
550 ! SELECT SAJFLE AND SEND ACC VOL TAG£ (VO) 
560 60SI18 9900 
570 OUTPUT 709; "A6" I ACTIVATES RELAY 6 (SA/tiPLE IN) 
600 V•VO I OUTPUT 707 ; V 
610 IIAIT TO 
620 I "'0 I 605118 8500 
640 ! NEED TO SIIOP VOLTAGE FWtP LINITS? 
650 IF VJ>V2 THEN 60SI18 8600 ELSE 605118 B700 
750! FINAL DISPLAYS. ETC. 
760 OUTPUT 709 ; "86" ! SIIITCH OUT SANPLE 
770 C$•"X 0; K J; K 4: K 4; K 13; II o• I 605118 9000 
790 OUTPUT 701 ; 0 I SENDS ZERO VOLTS 
BOO CLEAR I DISP •EXECUTION TERNINATED" 
8!0 IF PB-1 THEN 60SIJB 9550 I TAPE STORAGE 
820 IF Pl•O THEN !000 
830 CLEAR I DISP "6p/tt PEAK IIFCRNATIDit • 
840 DISP I DISP "Pesk 6p/tt vslue•" I DISP ~ "pl#lo/Hz" 
850 DISP "At 6p/tt pesk, Cp• • I DISP ~ "pF" 
860 DISP "Pesk Voltsge ··: Vh:' •volts• 
870 DISP I DISP "Rs •":RO: •• I DISP "Cox•":COIIJ.E!e "pF" 
!000 DISP I DISP "END" I END 
7500 I OIJTPUT TO INTEIIW. PRINTER 
75!0 PRINT 6 {I): "pl#lo • I PRINT C {I): "pF" I PRINT V.· "Volts • I PRINT 
7520 RETURN 
8300 I FREOiJEHCY SET-UP 
83Q5 IF F•JOOOOO THEN F!•!OOO I F2-0 I 60TO 8320 
83!0 FB-INT(L6T(F)J I F2-4-F6 I F!J-JO.(FB-2) I FJ•INT((F+.OOOJ)/FS) I F-FJIIFS 
8320 OISP "FREQ SET TO":F: "Hz" 
8330 IF F2-2 THEN F3-J ELSE F3-F2 
8340 IF F2>2 THEN F3-2 
8350 RETlRY 
8500! READ CHJ AND CH2 
85!0 C$-"QJ; Q2" I 605118 9000 
8520 6 {I) •A (!)liP! I C {I) •A (2) 111'2 I V (I) • V I STOlES 6. l; &V IN .4RilA YS 
8530 6-6 (I) II. 00000000000! I C-c (I) II. 00000000000! 
8535 IF PB-1 THEN 60SLIB 7500 
8540 IF Pl-D THEN 8560 
8550 IF I-D THEN 60SI.IB 9600 ELSE 60SlJB 9700 
8560 RETURN 
8600 I SIIOPS Va. TA6E fWIJ LINITS AND CALLS OIJTPUT ROUTINE 
86!0 Fai V4•V2 TO VJ STEP V3 
8620 V•V2+ (YJ-V4) I 6DSIJB 8800 
8630 NEXT V4 
8640 6 (I) -999 I SI6HIFIES END OF DATA 
8650 RETURN 
8700 I CALLS OUTPUT ROIJTINE (NO StiOP OF va. TA6E LINITS) 
87!0 FOR V•VJ TO V2 STEP V3 
8720 60SLIB 8800 
8730 NEXT V 
8740 6(!)-999 I END OF DATA 
8750 RETIRf 
8800 I CALLS va. TA6E 01JTP11T ROUTINE AND READIN6 ROUTINE 
88!0 OUTPUT 707 : V 
8820 I•I+J I IF I•! THEN tiAIT TO ELSE tiAIT T 
8830 60SIJB 8500 
8840 RETIRf 
9000 I I/0 ROUTINE FOR LOCK-IN 
90!0 60SIJB 9200 I DO SERIAL POLL 
9020 IF BIT (59. 0) -o T1EN 90!0 I tiAIT FOR PREVIOIJS COIIWID DONE 
9030 OIJTPUT 706 USIN6 "K": C$ 
9040 I!J-0 
9050 60SIJB 9200 I DO SERIAL POLL 
9060 IF BIT (59. 7) •0 THEN 9080 I CJECK FOR OIJTPUT READY 
9070 I!J-IS+J I ENTER 706: A (IS) 
9080 IF BIT (59. 0) -o THEN 9050 I CJECK FM CONNAHD DONE 
9090 RETlJFI{ 
9200 I SERIAL POLL ROUTINE 
92!0 S!FSPOLL (706) 
9220 RETIRf 
9300 I TEJ#10RARY PAUSE ROUTINE 
93!0 BEEP I BEEP I CLEAR I DISP "TEJFORARY PAUSE IN EXECUTiai" 
9320 OISP I DISP "PRESS COHT TO COHTIHIJE" 
9330 C$• "tl 0 • I PA/JSE I UNLOCKS FRONT PANEL AND PAUSES PR06RAJ( 
9340 C$-"tl J • I RELOCKS FRONT PANEL 
9350 60SIJB 9900 
9360 RET1RH 
9500 I TAPE FILE CR£4 Tial 
9510 CLEAR I DISP "INSERT DATA TAPE AND PRESS CONT" U PAUSE 
9520 DISP I OISP "FILENAJE~· fJ INPUT XI 
9530 CREATE X£ N. 24 I ASSI/iNI 1 TO X$ 
9540 DISP I DISP ~ • CREATED" I PRINT I 1 ; X£ F 
9545 RETllf{ 
9550 Fal I-IJ TO H 
9580 IF 6 (I) -999 T1EN PRINT I 1 : 6 (I) I 6DTO !J5SO 
9570 PRINT I 1 : 6 (I), C (I), V (!) 
9580 NEXT I 
9590 RETl.RN 
9600 I CALctLA TE Rs, Cox FFDI 6 (0), C (OJ 
9810 RO-SI f6.2+tr211C.2J 
9620 IF RO<O T1EN Rf)a() 
9830 Cf)-CN (1+6•2/ {1(•2JIC•2)) 
9640 RETl.RN 
9700 I CALCULATE 6p/tt AND Cp 
9710 D- {11•2/ICOIIROIIC-6) •2+tr2N (CD-C-cD/IROII6) •2 
9720 61•1111C0.211(6-tr211C.2itRO-ROIItr2)111.E12/D I 56p/tt Jn pWio/Hz (pF) 
9730 IF 61<68 T1EN 9750 
9740 66-S1 I 118-V IJ CB-{1(.2/ICOIICII(CD-C)-ctJ116•2)N1.E12/D I SCp Jn pF 
9750 RETIJIII 
9900 CLEAR I OISP "SAJFLE SIIITCIED IN" fJ BEEP 
9910 OISP I DISP "TO STOP EXECIJTial TEJPORARILY" I DISP "PRESS KEY k1" fl ON KEYI 1, "STOP" 6DSlJlJ 9300 fi KEY LABEL 
9920 RETlR/ 
PRD6RAJt • FSCAN • 
JO I FREQ SCAJIED, VOL TA6E FIXED 
20 /£SET 7 I SET TIIEOUT 7: 5000 
30 Olfi'PtJT 707 : •RA • I OiJTPUT 707 : 0 I SEMJS ZE/lJ VOLTS 
40 OUTPUT 709: "BJ23456" I ALL FEUYS fFF 
50 DIN A {JOO), 6{500), C(500), F(500), C${50}, N$[50} 
80 C$-"11 0: C JO" I 60SlB 9000 I SETS LIIEFEED AS DELINITER 
70 68--!000 I INITIALISES TIE PEAK 6p/tt VALlE 
80 T(O)•JOO I T(J)-30 I T(2)•JO I T(3)-3 I T(4)•J I T(5)•.3 I T(8) ... J 
99 I INITIALISE SYSTEN BEFaE TAKIN6 REA1JIN6S 
JOO CLEAR I DISP "FIXED VC.V..TA6E; FFEQ SCAN /tiXJE• I DISP I DISP "FESET LOCK-IN BY DEPRESSIN6 BOTH" 
JJO DISP "'SELECT' AMJ 'SENSITIVITY' KEYS, • I DISP "SET PSIJ KEY-SIIITCH TO 'REJ«JTE'" 
115 DISP "AIIJ PfESS CfMT" I PA/JSE 
120 CLEAR I DISP "LOll FREQ LINIT : 0. J Hz •Jn ":I IIPIJT FJ 
130 DISP I DISP "HI6H FREQ LINIT : !00, 000 Hz IIBX •: I I1Ft/T F21 IF F2<FJ THEN !20 
UO DISP I DISP "MJ. OF FR£QIEJ£Y STEPS": I IltPUT NJ 
!50 DISP I DISP "LINEAR OR L06. INTERVALS (J/0) •: I IIFUT L8 
!55 DISP I DISP "dB/OCT• (8/!2} ":I INPUT TB§ IF TB-8 THEN TB$-"1" ELSE TB$-<"0" 
JBO CLEAR I DISP "ACC/JNULATION VC.V..TS: -JO TO +JO V":l INPUT VO 
170 DISP I DISP "TilE IN ACCIJMJLATION (sec) •: I I1FI.IT TOI TD-TOIIJOOO 
!80 CLEAR I DISP •va. TA6E VALlE": I IltPUT V 
190 DISP I DISP "TilE 8ET1IEEN REA1JIN6S (sec) •: I IltPUT TJI TJcT!JtJOOO 
200 CLEAR I DISP "CH J xJO EXPAIIJ ON OR fFF (J/0) •: I INPUT X 
2!0 DISP I DISP "CALIBRATION CAPACITAM:E (pF) ~·I IltPUT C5 
220 DISP I DISP "CALCIA.ATE 6p/tt PEAK (Y/N) ~·1 IltPUT X$6 IF IJPC$fXI!J. J]J.•y• THEN P7•J ELSE Pl-D 
240 DISP I DISP "PRINT OUTPUT (Y/N) ":I INPUT X$6 IF /PC$ (X$[!, J]J .. •y• THEN PB-J ELSE PB-0 
245 IF PB-0 THEN 255 
250 CLEAR I DISP "ENTER IETAILS•;I INPlJT N$§ PRINT N$ I PRINT I PRINT "6p/11, Cp vs. F at•; V,· "Volts• I PRINT 
255 DISP I DISP •sTaE REAJJIN6S ON TAPE (Y/N) ~·1 IM'IJT X$6 IF IPC$(X${J, J]J••y• THEN 1'6-J ELSE PB-0 
256 IF 1'6-J THEN 60SlB 9500 
280 C$-•J !00. J;R ~F J; T ~ J;A2 !"I 60SlB 9000 I RlJNS AUTOSET ON CAL CAP AT !kHz 
270 e~-•z• I 60SlB 9000 I SCAN STATUS BYTE IIITIL SETTLED 
280 IF BIT (A (J). 5) -o THEN 270 
290 F-FJ I 60StB 8300 I SEIIJS INITIAL FREQ 
300 T•T811J()()()IIT (T3) I SETS DELAY TilE 
320 IF TJ>T THEN T•TJ 
330 IF T>TO THEN TD-T I SELECTS La-IGER DELAY TilE 
340 HJ-L6T (FJ) I H2-L6T (F2) I HfFHJ I FO-FJ I J-D 
350 J-.J+J I IF J•J THEN 380 
360 ON L8+J 60SlB 7000. 7100 I CALL FREQ INC 
370 60SlB 8300 
380 IIAIT T I C$-"A2 t• I 60SlB 9000 I RlJNS AUTOSET ON CAL CAP AT FREQ F 
390 C$-"Z" I 60SlB 9000 I CJECK FOR SETTLED STATIJS BYTE 
400 IF BIT (A (J), 5) -o THEN 390 
4!0 I IEAJJ AMJ CALIBRATE CHANNEL J 
420 C$-•11 J • I 60SlB 9000 I SEIIJS LOCAL LOCKOUT 
430 IIAIT T 
440 C$- "QJ • ' 60SlB 9000 
450 PJ-c51111/A (J) I IF X•J THEN PJ..PJ/!0 I ALLOIIS FOR xJO EXPAND 
480 C$- "K J: K 4: K 4; K !2" I 60SIB 9000 I PHASE SHIFT (- (/2) 
470 C$-"X "&VAL$(X) I GOSUB 9000 I SENDS xJO EXPAJIJ IF IEQUIIED 
480 IIAIT T 
500 I REA1J AJIJ CALIBRATE CHAJIEl. 2 
5!0 C$- "Q2. ' 605/.B 9000 
520 P2-C5/A (!) 
550 I SELECT SAJti1I..E AID SEJIJ ACC VC.V.. TA6E (VO) 
580 60SIB 9900 
570 OiJTPUT 709: "A8" I ACTIVATES FEUY 8 (SAJ#1LE IN) 
BOO I-o 1 OUTPUT 101: vo 
8!0 IIAIT TO 
820 60SlB 8500 
830 I•J I OUTPUT 707 : V 
840 IIAIT TO 
650 60SI.B 8500 
750 I FINAL OISPU YS Ere. 
780 aJTPUT 70S: "88" I SII!Tal afT SAJI1I..E 
770 C$-"X O:K J;K .(K .(K J~ll o• I 60SU19000 I FEMJVE PHASE SHIFT 
790 GOTO 350 
800 6(J}-999 I C$-"11 o• I 60SLB 9000 I IILOCK FFDfT PAJEL. 
820 aJTPUT 707 ; 0 I SEJDS ZERJ VEl. TS 
830 CLEAR I OISP "EXECUT!fli TEIItiNATED" 
fUO IF PB-1 nEN 60SLB !1550 I TAPE SrawiE 
850 IF P7-() nEN 1000 
880 CLEAR I OISP "6p/tt PEAX 1/FaltA Tiat • 
870 OISP I OISP "Piak 6p/tt ralutl• • I OISP lilt "pl#lo/Hz • 
880 OISP "At 6p/tt pe/lk, Cp• • I OISP at "pF" 
890 OISP "PIIIk Frequancy ··: F7: "Hz • 
JOOO OISP I OISP "EJIJ" I EJlJ 
7000 I L06 FF£9 II€ 
7010 H-HO+fH2-HJ}/fNJ-J} 
7020 IF H>H2 nEN 800 
7030 F•JO.H I HO-H 
7040 IETlRi 
7100 I LIIEAR F7£Q IIC 
7!10 F-FO+ fF2-FJJ I fNJ-J} 
7120 IF F>F2 nEN 800 
7130 Fo-F 
714() IETlRi 
7500 I OUTPUT TO INTERW.. PRINTER 
7510 PRINT 6J; "plllo/Hz • I PRINT ~ "pF" I PRINT F1t "Hz • I PRINT 
7520 IETlRi 
8300 I SEJD FTEaEJCY 
8305 IF F•JOOOOO nEN J1•JOOO I J2-0 I FIJ-F I GOTO 8320 
8310 ~!NT fl,6T (F)} I .12-NB I ~10• (Jtr2) I JJ•INT ( (F+. OOOJ} /JB} I Fs-JJIJS 
8320 IF .!2-2 nEN .73-J ELSE J3-J2 
8330 IF J2>2 nEN J3-2 
IJ3.t() C$-"J "&VALI(JJ}&", "&VAL$(J2) I 60SU1 9000 I SEJDS FF£9 
8350 C$- "F •&VAL$ (J3) I 60SU1 9000 I SETS BAIIJ 
8380 11-211PIIIF6 
8370 T3-J+INT n.sT {FS}J 
8380 C$-"T "&VAL$(T3)&•, "&TBI I 605I.B 9000 I SET TilE CIMST.ANT 
8390 IETlRf 
8500 I I£AiJ all .AID CH2 
8510 C$-"QJ;Q2• I 6DSI.B 9000 
8520 6-A (J} *1'1*. 000000000001 I c-A (2} 11P211. 000000000001 
8530 IF I-c nEN 60SU1 !1600 ELSE 60SU1 9700 
8510 IETlRi 
9000 I I/0 FOJTIIE FOR LOCK-IN 
9010 60SLB 9200 I 00 SERIAL PU.L 
9020 IF BIT (SS. OJ -c nEN 9010 I IIAIT FOR PIE'IIOUS CfMWIJ oaE 
9030 aJTPUT 70111JSIN6 •K• : C$ 
11040 IH 
9050 60SU1 9200 I 00 SERIAL PU.L 
9060 IF BIT (SS. 7}-() nEN 9080 I QECK FOR OIJTPfJT I£AIJY 
9070 I!I-IS+J I ENTER 706: A aBJ 
9080 IF BIT (SS. OJ-() nEN 9050 I QECK FOR ctM.AMJ oaE 
9090 IETlRi 
9200 I SERIAL PU.L FOJTIIE 
9210 59-SPfli (7011) 
9220 IETlRi 
9300 I TEJ#1al.ARY PAUSE FOJTIIE 
9310 BEEP I BEEP I CLEAR I OISP "'fEJ#JaWIY PAIJSE IN EXECIJTiai" 
9320 OISP I OISP "PFESS ctlfT TO ctlfTIIIE" 
8330 C$-"11 o• I PAUSE I IILOCKS FFDfT PAJEL. .AMJ P.AJJSES PFD6IWi 
9340 C$- "II J • I RELOCKS FFDfT PAJEL. 
8350 BEEP I 60SU1 IJIIOO 
9380 IET1Ri 
9500 I TAPE FILE CREATION 
9510 CLEAR I DISP •INSERT DATA TAPE AND PRESS t:aff" I PAIJSE 
9520 DISP I DISP •FILENAJE•; I IltRJT X$ 
9530 CI£A TE X$. NJ+3. 24 I ASSIGN# J TO X$ 
9540 DISP I DISP ~ • ClEATED" I PRINT# J: X£ V 
9545 F£TIRI 
9550 FtR I•J TO J 
9580 IF 6 (I) -999 T1EN PRINT I J : 6 (I) I 60TO 9590 
9570 PRINT I J : 6 (I), C (I), F (1) 
9580 /EXT I 
9590 RETliW 
9600 I CALCIJU TE Rs, Cox FRtM 6 (0), C (0) 
98Jo RO-GI f6"2+Jr211C·2J 
!/620 IF RO<O T1£N RO-O 
9630 co-c* (J+G"2/ {1("211C"2) J 
9840 RETUFif 
9700 I CALCULATE 6p/tt AJIJ Cp 
97!0 o- (11"2*CO*ROIIC-6) "2+11"2* (CD-C-t:O*ROII6) "2 
9720 6J•JIIfC0"2*(6-11"211C"2IIRO-R0*6"2)11J.EJ2/D I 56p/tt in pl#lo/Hz (pF) 
9730 C2- {11"2/ICO*CII (CD-C} -cD/16"2) *1. £12/D I SCp Jn pF 
9732 6 (J) -61 I C (J) -c2 I F (J} -FB 
9735 IF PB-1 TIEN 60SlB 7500 
9740 IF 61<66 TIEN 9750 
9745 68-61 I CB-c2 I Fl-FB 
9750 f£TIR{ 
9900 CLEAR I DISP "SJJPLE SIIITa£/J IN" 
9910 DISP I DISP "TO STOP EXECIJT!ai TEJI'ORARILY" I DISP "PRESS KEY k1" §ON KEYI 1. "STOP" 60SIJB 9300 I KEY UBEL 
9920 I£TlRi 
PROGRAJI 'VPLOTm' 
5 N-J I CLEAR I PLOTTER IS 705 
7 OISP "INSERT DATA TAPE: OK"; I INPUT X$1 IF /JPC$(X${J, J])I"Y" THEN CLEAR I 60TO 7 
8 OISP "OATAFILE NAN£"; I INPUT N$1 IF N-2 THEN 55 
9 A-1000 I B--1000 
10 ASSIGN# J TO N$ 
15 READ# J ; L$. F 
16 tf•2*PIIIF 
20 1/zzO 
25 N-/11+1 
30 READ# J ; 61 IF Gc-999 THEN 40 ELSE READ# J ; C. V 
31 Gc6h 
32 IF ~2 THEN 61=6 I CJ=C I VJ•V 
33 A=NAX (6. A) I EFNAX (C. B) 
35 60TO 25 
40 ASSIGN# J TO II 
50 PJ•INT(VJ) I QJ=INT(V+J) I R--50 I S•JOOIIINT(J+B/100) 
51 IF PJ>QJ TI£N P-QJ-1 I IFPJ ELSE P-PJ I Q-QJ 
52 IFJOIIINT (J+A/10) I T=UII (R/5) 
55 SCALE P. 0. R. 5 
60 IF N-2 THEN PEN 3 I 60TO 100 
75 CSIZE 5 I OUTPUT 705 ; "SP5" 
76 XAXIS 0, .5 
80 FOR I •P+J TO (}-J 
82 NOVE I, R/2 I LABEL I; •v• 
83 NEXT I 
85 PEN J I YAXIS 0, R/2 
90 NOVE 0, 5/4-2.5 I LABEL ;5/4; "pF" 
95 NOVE 0, 5113/4-2. 5 I LABEL ; 5113/ 4; "pF" 
100 NOVE VJ, CJ 
105 I=O I ASSIGN# J TO N$ I READ# J ; L$. F 
JJO I•I+J 
120 READ# J ; 61 IF 6-999 THEN 152 ELSE READ# J ; C. V 
130 IF I=J THEN JJO 
140 ORAII V. C 
150 60TO JJO 
152 ASSIGN# J TO II 
153 SCALE P. 0. T. U 
154 IF N-2 TH£N PEN 4 I 60TO 160 
156 PEN 2 I YAXIS 0. T 
157 CSIZE 5 I NOVE 0, U/2-. 25 I LABEL ; U/1! "pNIIo/Hz • 
160 NOVE VJ, 61 
165 I=O I ASSIGN# J TO N$ I READ# J ; L$. Fl ti-2/IPIIIF 
170 I=I+J 
180 READ# J ; 61 IF 6--999 T1£N 210 ELSE READ# J ; C. V 
185 IF I=J THEN 170 
190 fRAt( v. 6/t( 
200 60TO 170 
210 ASSIGN# J TO II 
220 IF N-2 TH£N 250 
225 CLEAR I OISP "ANOTHER PLOT (YIN) • I INPUT X$ 
230 IF /JPC${X${J, J]J•"Y" THEN N-2 I 60TO 1 
250 CLEAR I DISP "END" I END 
PR06iWI 'NssCAL' 
10 CLEAR I DISP "NANUAL CALCULATION CF Nss AND • 
20 DISP I DISP "Enter ·s • I INPUT E 
30 DISP "Enter NtJ ln Cll-3" I INPUT 011 01,.01*1000000 
40 DISP "Enter T ln Kelvin • I INPUT T 
50 DISP "Enter top contact dla111eter ln 11111" I II#'UT 5# A..PI* (. 001*512) "2 
60 t:a'Y 
70 Ka1.38f-2.3 I Q-1.&:-19 I E1•8.85*.000000000001 
80 CLEAR 1 DISP "Enter plot reference • I INPUT J$6 PRINT J$ 
90 DISP I DISP "Enter freq in Hz • I INPUT F 
100 DISP "Enter Vpeak ln Volts• I INPUT V 
110 DISP "Enter variance function f 0 • I INPUT z 
120 DISP I DISP "Enter 6p/ll peak (pl#lo/Hz) • I IltPUT 611 61 .. 61*. 000000000001 
130 DISP "Enter Cp value (pF) • I INPUT C11 C1aC1*. 000000000001 
140 P-K*T/(}+Qif£*E111{)1*A "2/ (211 (C1-61/ZJ "2) I in eV 
150 N-61*. 0001/ (AIIQIIZJ I Nss Jn c11-2 eV-1 
160 PRINT "Freq• •: F; "Hz •: • Vpeak• •: V.· •v• 
170 PRINT "Nss•":lt "cll-2 eV-1" 
180 PRINT • • •: P: "e V" I PRINT 
190 CLEAR I DISP "PRESS CONT Fa:l ANOTI£R POINT" I PAUSE 
200 60TO 80 
APPENDIX Bl: SILICON Pd-MOS DEVICE PREPARATION 
Sample Nl Pd/105 nm Sio2/n-8i device 
Source GEC plc 
Substrate Details 
Oxide Details 
n-Si <100>, 1-2 Dcm, 3" 
105 (±2.5) nm Sio2 (grown in dry o2 at 1100°C 
for 48 minutes). Measured by ellipsometer. 
Back Contact Deposition Surface wiped with 5% HF solution and rinsed 
clean with water. 60 nm Au/Sb alloy 
evaporated at ~.1 nm/second. 
Back Contact Annealing 
Top Electrode Deposition 
400°C for 2 minutes in dry N2 . Ohmic 
contact produced. 
20 nm Pd evaporated at ~0.1 nm/second 
through mask of 1.25 (±0.025) mm 
diameter holes. 
Hydrogen Annealing Procedure 
(part-wafer) 
400°C for 5 minutes in 35% H2/N2 
atmosphere. Cooled in dry N2 flow 
for 20 minutes. 
Sample N2 Pd/12 nm Si02/n-Si device 
Source RSRE 
Substrate Details 
Oxide Details 
n-Si <100>, 18-30 Dcm, 3" 
12 (±1) nm Sio2 (grown in dry o2 atmosphere). 
Measured by ellipsometer. 
Back Contact Deposition Surface wiped with 5% HF solution and 
rinsed clean with water. 60 nm Au/Sb alloy 
evaporated at ~.1 nm/second. 
Back Contact Annealing 
Top Electrode Deposition 
400°C for 2 minutes in dry N2 . Ohmic 
contact produced. 
20 nm Pd evaporated at ~.1 nm/second 
through mask of 1.25 (±0.025) mm 
diameter holes. 
Hydrogen Annealing Procedure 0 400 C for 5 minutes in 35% H2/N2 
(part-wafer) atmosphere. Cooled in dry N2 
for 20 minutes. 
APPENDIX B2 LB FILM DEVICE PREPARATION 
Sample Ml Multilayer WTA MIM device 
Substrate Details 
LB Film Material 
Glass cover slide, refluxed in IPA. 60 nm A1 
evaporated at ~.5 nm/second. 
w-tricosenoic acid. 
Film Deposition Parameters 0 Temperature = 20.5 C, subphase 
Multilayer Structure 
pH = 4.93, no counterions. 
o, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41 
layer regions WTA deposited. 
Top Electrode Deposition Mask of 0.45 (±0.025) mm diameter holes 
applied. 20 nm Al evaporated at ~.05 
nm/second followed by 20 nm Au at ~.1 
nm/second. Electrodes deposited in 5 nm 
stages, leaving 15 minutes between each 
stage. 
Sample N3 Au/Al/nascent oxide/n-Si device 
Source GEC plc 
Substrate Details n-Si <100>, 2 S"2cm, 3". 
Back Contact Deposition 
Back Contact Annealing 
Surface wiped with 5% HF solution and 
rinsed clean with water. 60 nm Au/Sb 
alloy evaporated at ~.1 nm/second. 
0 400 C for 2 minutes in dry N2. Ohmic 
contact produced. 
Oxide Details Grown oxide removed by 40% HF solution etch 
(1 minute) to leave nascent oxide. 
Top Electrode Deposition Contacts evaporated as soon as possible 
after above etching process. 20 nm Al 
(rate ~.05 nm/second) followed by 
20 nm Au (rate ~0.1 nm/second) evaporated 
in 5 nm stages through mask of 1.25 
(±0.025) mm diameter holes. 
Sample N4 Pd/wTA multilayer/n-Si device (freshly etched) 
Source GEC plc 
Substrate Details n-Si <100>, 2 S"Gcm, 3". 
Back Contact Details Au/Sb alloy deposited and annealed as for 
sample N3. 
Insulator Details Si02 removed from substrate by 40% HF solution 
etch (1 minute). 8, 16, 24 layers of WTA 
deposited as soon as possible after etching 
process (~8 minutes in practice). 
Film Deposition Parameters 0 Temperature = 18.0 C, subphase 
Top Electrode Deposition 
pH = 5.54, no counterions. 
20 nm Pd evaporated in 5 nm stages 
through mask of 1.25 (±0.025) mm diameter 
holes. Rate ~.05 nm/second. 
Sample N5 Pd/WTA multilayer/n-si device (aged etch) 
Source GEC plc 
Substrate Details n-Si <100>, 2 ~m, 3". 
Back Contact Details Au/Sb alloy deposited and annealed as for 
sample N3. 
Insulator Details Sio2 removed from substrate by 40% HF solution 
etch (1 minute). 8, 16, 24 layers of WTA 
deposited 13 days after etching process. 
0 Film Deposition Parameters: Temperature= 17.5 C, subphase 
pH = 5.51, no counterions. 
Top Electrode Deposition 20 nm Pd evaporated as for sample N4. 
Sample N6A, B, C, D: Au/Al/WTA/Si02/n-Si MIOS devices 
Source GEC plc 
Substrate Details n-Si <100>, 2 Dcm, 3". 
Back Contact Details Au/Sb alloy deposited and annealed as for 
sample N3. 
0 Oxide Details : 32 (±1) nm Sio2 (grown in dry o2 at 950 C for 70 
minutes). Measured by ellipsometer. 
LB Film Material w-tricosenoic acid. 
Film Deposition Parameters: 
Sample N6A Temperature 0 17.7 c, subph.ase pH 6.96, no counterions 
Sample N6B 0 sub phase pH 6.98, with counterions Temperature = 19.2 c, 
Sample N6C 0 subphase 5.30, Temperature = 19.4 c, pH no counterions 
Sample N6D Temperature 0 subphase pH 3. 97, = 18.6 c, no counterions 
Top Electrode Deposition 20 nm Al + 20 nm Au as for sample N3. 
APPENDIX C 
LANGMUIR 
~TROUGH ~~ Full computer control and 
monitoring for systematic research 
and production applications in 
Langmuir-Blodgett Film deposition. 
..... oe 
A Vickers company 
The new Langmuir Computer-
Controlled Trough brings comp-
rehensive programming, control 
and monitoring capability together 
with proven trough mechanics-creating 
a system for the production and study of 
Langmuir-Blodgett Films that fully meets the 
stringent criteria demanded by the growing 
number of full research facilities in the f1eld. 
In pure research the substantial precision 
mechanics and fine control of the 
deposition parameters maximise the quality 
of Langmuir-Blodgett Films produced in 
controlled environments. 
For applied work the programmable 
dipping sequences, multilayer capability 
and storage of process parameters allow 
easy production of high quality structures. 
Overall, the provision of computer 
interaction not only optimises the 
deposition process but also allows rapid 
establishment of a previous set of deposition 
parameters to automatically reproduce a 
special dipping sequence or to compare 
multiple results. 
Utilising trough hardware based on 
other]oyce-Loebl designs offers the proven 
advantages of constant perimeter barrier 
technology: 
• easy access for cleaning or sub phase 
exchange 
• immunity from subphase evaporation or 
leakage effects 
• simple replacement of key components 
• low contamination risk 
• • 
• 
• 
• • 
Film containment area. 
A constant 
perimeter 
boundary 
arrangement 
The open working area of a Langmuir 
Computer-Controlled Trough showing 
(1 tor), micrometer dipping head, head 
position transducer, substrate holder/ 
substrate and Wilhelmy plate which senses 
film surface pressure. The PTFE-coated glass 
fibre barrier tape can be seen semi-immersed 
in subphase. 
Two subphase container trough designs 
are available: a glass full-depth version 
and Teflon FEP shallow version with 
dipping well for applications where sub-
phase volume usage is critical. 
~TROUGH ~ 
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31.2 
COMPUTER CONTROL 
With computer control the basic operation 
of the trough is gready simplified and 
numerous additional facilities are now available, 
which allow complete programmability, 
calibration, monitoring and graphical display of 
results. Operation of the trough is obtained via a 
number of self-contained programmes, written in 
Advanced BASIC. These are selectable from an easy-to-
follow menu and are progressed via clear pron1pts. 
No detailed computer knowledge is necessary for 
complete operation, although ample remark statements 
and documentation enable users to develop their own 
related software for specialist applications. 
1 
35.8 
Isotherms can be 
automatically 
calibrated and 
output as Surface 
Pressure versus 
Trough Area or Area 
per molecule. In 
the latter case 
extrapolation 
routines are 
provided for 
accurate evaluation 
of the characteristic 
area per molecule. 
2 Isotherms can also 
be differentiated to 
aid determination 
of the breakpoints 
on the pressure area 
curve . 
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3 Many time 
dependent plots 
can be obtained, 
such as Molecular 
Area, indicating 
collapse rate of 
Langmuir-Blodgett 
f1lm material. and 
Surface Pressure to 
confirm constancy 
of pressure during 
an extended 
dipping sequence, 
18 .8+------,.--------,--------..,below. 
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Trough area (cMA2)· 
4 Deposition profiles, 
i.e. Head positions 
vs. Trough Film 
Area, can be 
displayed to 
indicate the 
progress of multi· 
dipping sequences. 
Many derived results can be calculated to 
further aid analysis, for example deposition 
ratio, a valuable indicator of ftlm quality. 
Facilities available in the MENU include: 
• Calibration of system geometry, electro 
balance, dipping speeds and other 
mechanical parameters. Review of results is facilitated by automatic 
scale expansion which allows close study of 
fme detail and at all stages hard copy output 
of screen displays can be obtained. 
Storage of experimental parameters is 
virtually automatic and can be easily 
referenced to allow comparison of results or 
repetition of the exact deposition sequence. 
• Recording of pressure-area Isotherm 
including establishment of monolayer, 
graphical display and/or hard copy 
• Monitoring of ftlm Area vs. time 
• Multidip sequences, including stepped 
structures, with display of deposition 
proftle. 
• Data storage of all experimental 
parameters 
• Plots oflsotherms, Area changes or 
Deposition proftle using stored data. 
LANGMUIRCOMPUTER-CONTROLLEDTROUGHSPECIFICATIONS 
APPROXIMATE DIMENSIONS : Mechanical unit cabinet 116cm x 56cm x 84cm high 
Computer control unit 45cm x 45cm x 10cm high 
APPROXIMATE WEIGHT: Mechanical unit cabinet 180kg 
Computer control unit 5kg 
AREA MEASURING SYSTEM: Maximum working area 1000cm2 
Minimum working area 60cm2 
Rate of area change 0 - 120cm2/ sec 
FILM SURFACE PRESSURE: Range 0-50mN/ m 
Measurement± 0.1mN/ m 
Control accuracy± 0.1mN/ m (compression and expansion) 
SAMPLE DIPPING: Range 0 -75mm, programmable dipping limits 
Maximum speed 1mm/ sec 
Minimum speed 1mm/ min 
VIEWING LIGHT: UV-Free fluorescent 
TROUGH OPTIONS: Glass, capacity 121 (fu ll d epth) 
SUBPHASE TEMPERATURE 
or Teflon FEP, capacity 5 1 (shallow with dipping well , 
cross-section 90 x 30mm) 
CONTROL (optional): + 10 to + 40"C ± 1°C 
CHART RECORDER OUTPUT: Film Area 0 to +2V nominal 
ELECTRIC SUPPLY: 
COMPUTER SYSTEM: 
ANCILLARY EQUIPMENT: 
Film Pressure 0 to + lOY nominal 
Dipping Head Position + 2V to + lOY nom inal 
110/ 240V, 50/ 60 Hz,50 VA 
Hardware 
• IBM PC or compatible microcomputer with dual floppy disc drives, 
colour monito r, 96 kbyte memory, high resolution colour graph ics 
ca rd and two free s l ot~ fo r DI-AJ"i interface cards 
• Printer connected via parallel prin ter interface (e.g. Epson FX80). 
Software 
e Standard IBM PC including DOS 
• j oyce.Loebl software on floppy discs full y annotated and menu 
driven, written in Advanced BASIC 
• Documentation 
e pH meter/ digital thermometer 
• Combined two pen YY-X or YY.t recorder (records pressure/ area 
isotherms and deposition profiles o r mo nitors pressure and area). 
The Trough apparatus is avai lable without computer control where manual operation is sufftcient. 
The]oyce-Loebl Langmuir Trough is constructed from corrosion resistant materials to ensure long 
trouble-free operating life and is supplied mounted in a purpose-built glass fronted cabinet. 
In line wi th thej oyce-Loebl policy of co ntinuous p roduct developm ent we rese rve the righ t to change specifica tio ns wi thout prior no ti ce. 
Marquisway, Team Valley, Gateshead NEll OQW, Englan 
Telephone: (091) 482 2111. Telex: 53257. 
J L bl U.S.A. Distributors: oyce- 0e '1. Vickers Instru~ents Inc. , Riverview Business Park No. 27, 
A Vickers company 300 CommerCial St. , Malden MA 02148 U.S.A. 
Telephone: (617) 324 0350. Telex: 94 9413 . 
Toll free: 800-VICKERS. 
For further details o f Operating Principles and Applications see separate brochure. Printed in England. 6/ 85 
